

# TROUBLE SHOOTING GUIDE FOR NOTEBOOK 5023

BY:

GEORGE FENG

TECHNICAL SUPPORT & SERVICE CENTER

AUGUST. 1996

*MiTAC*

*MiTAC*

*MiTAC*

*MiTAC*

*MiTAC*

*MiTAC*

*MiTAC*

*MiTAC*

*MiTAC*

*MiTAC*

*MiTAC*

*MiTAC*



*MiTAC*

*MiTAC*

*MiTAC*

*MiTAC*

*MiTAC*

*MiTAC*

*MiTAC*

*MiTAC*

*MiTAC*

*MiTAC*


*MiTAC*

*MiTAC*



## 5023 N/B MAINTENANCE

<b>1. DEFINITION OF CONNECTORS &amp; SWITCHES .....</b>	<b>4</b>
<b>2. LOCATION OF SWITCHES &amp; CONNECTORS .....</b>	<b>5</b>
<b>3. MAJOR COMPONENTS .....</b>	<b>6</b>
<b>4. LOCATION OF MAJOR COMPONENTS .....</b>	<b>7</b>
<b>5. PIN DESCRIPTIONS OF MAJOR CHIPS .....</b>	<b>8~18</b>
<b>6. SWITCHES SETTING.....</b>	<b>19</b>
<b>7. ASSEMBLY &amp; DISASSEMBLY.....</b>	<b>20~33</b>
<b>8. MAINTENANCE DIAGNOSTICS .....</b>	<b>34~37</b>



# **5023 N/B MAINTENANCE**

<b>9. TROUBLE SHOOTING.....</b>	<b>38~70</b>
<b>10. SYSTEM BLOCK DIAGRAM &amp; SCHEMATICS .....</b>	<b>71~95</b>
<b>11. EXPLODED VIEWS .....</b>	<b>96~98</b>
<b>12. SPARE PARTS LIST.....</b>	<b>99~106</b>



# 5023 N/B MAINTENANCE

## 1. DEFINITION OF CONNECTORS & SWITCHES

■ J1 : PS/2 KEYBOARD & MOUSE CONNECTOR

■ J2 : PARALLEL PORT(PIO)

■ J3 : SERIAL PORT (SIO)

■ J4 : CRT VIDEO CONNECTOR

■ J5 : SUSPEND / RESUME BUTTON

■ J6 : COVER SWITCH

■ J7 : ICON LCD MODULE CONNECTOR

■ J8 : BACKLIGHT CONNECTOR

■ J9 : LCD MODULE CONNECTOR

■ J10 : SIR PORT

■ J11 : FLOPPY DRIVE CONNECTOR

■ J12 : PCMCIA IC CARD CONNECTOR

■ J13 : TOUCHPAD CONNECTOR

■ J14 : SPEAKER CONNECTOR

■ J15 : DC/DC TO BOARD CONNECTOR

■ J16 : AUDIO BOARD CONNECTOR

■ J17 : MICROPHONE CONNECTOR

■ J501, J503 : MEMORY MODULE CONNECTOR

■ J502 : HARD DISK CONNECTOR


■ JP1 : POWER JACK

■ JP2, JP3 : INTERNAL KEYBOARD CONNECTOR

■ SW1 : POWER BUTTON


### DC /DC BOARD

■ J1 : BATTERY CONNECTOR



# 5023 N/B MAINTENANCE


## 2. LOCATION OF CONNECTORS & SWITCHES



# **5023 N/B MAINTENANCE**


## **3. MAJOR COMPONENTS**

- 1. U8 PENTIUM PROCESSOR**
- 2. U7 UM8891BE/CYS PCI BRIDGE & MEMORY/CACHE CONTROLLER**
- 3. U509 UM8886BE/CYS PCI TO ISA BRIDGE**
- 4. U505 UM8892BE/CYS DATA PATH CONTROLLER**
- 5. U504 C&T 65548 VGA CONTROLLER**
- 6. U503 NS PC87334 SUPER I/O CONTROLLER**
- 7. U16 VADEM VG-468 PCMCIA CONTROLLER**
- 8. U501 80C51 KEYBOARD CONTROLLER**
- 9. J501, J503 OPTIONAL DIMM SOCKETS**
- 10. U510 VG-468 PCMCIA CONTROLLER**
- 11. U14, U15, U18, U19 8MB ON BOARD MEMORY**
- 12. U4 SYSTEM BIOS**
- 13. U5 KEYBOARD BIOS**
- 14. U514 AV9154 CLOCK GENERATOR**
- 15. U522 ESS1688 AUDIO CONTROLLER**
- 16. U523 DS12885 RTC CONTROLLER**



# 5023 N/B MAINTENANCE

## 4. LOCATION OF MAJOR COMPONENTS



## 5. PIN DESCRIPTIONS OF MAJOR COMPONENTS

### 5.1 PENTIUM MICROPROCESSOR (P54LM)

SYMBOL	TYPE	DESCRIPTION
A20M#	I	WHEN THE ADDRESS BIT 20 MASK PIN IS ACTIVE, THE 20 (A20) PENTIUM MICROPROCESSOR MASKS PHYSICAL ADDRESS BIT BEFORE PERFORMING A LOOKUP TO THE INTERNAL CACHE OR EMULATES THE ADDRESS WRAPAROUND AT THE ADDRESS DRIVING A MEMORY BUS CYCLE ONTO THE BUSES. A20M# BOUNDARY THAT OCCUR ON THE 8086/8088.
A31A5	IO	A31A3 COMPRISE THE PENTIUM MICROPROCESSOR ADDRESS
A4A3	O	BUS.
ADS#	IO	WHEN ACTIVE, THE ADDRESS STATUS OUTPUT INDICATES THAT A VALID BUS CYCLE DEFINITION AND ADDRESS ARE AVAILABLE ON THE BUS CYCLE DEFINITION AND BUS LINES.
AHOLD	I	THE ADDRESS HOLD REQUEST INPUT ALLOWS ANOTHER BUS MASTER ACCESS TO PENTIUM MICROPROCESSOR ADDRESS BUS FOR A CACHE INVALIDATION, BACK INVALIDATION, OR INQUIRE CYCLE.
AP	IO	THE PENTIUM PROCESS GENERATES ADDRESS PARITY DURING MEMORY WRITE OPERATIONS AND CHECK ADDRESS PARITY DURING CACHE INVALIDATION CYCLES (ADDRESS BUS SNOOPING).
APCHK#	O	THE PENTIUM PROCESS ASSERTS THE ADDRESS PARITY CHECK OUTPUT WHEN AN ADDRESS BUS PARITY ERROR IS DETECTED. APCHK# IS ASSERTED 2 CLOCK CYCLES AFTER ADS# IS SAMPLED ACTIVE. APCHK# REMAINS ACTIVE FOR ONE CLOCK CYCLE.
[APICHEN] OR PCD1	IO	APIC ENABLE.
BE0#	O	BYTE ENABLE, PATH 0 (D7D0).
BE1#	O	BYTE ENABLE, PATH 1 (D15D8).
BE2#	O	BYTE ENABLE, PATH 2 (D23D16).
BE3#	O	BYTE ENABLE, PATH 3 (D31D24).
BE4#	O	BYTE ENABLE, PATH 4 (D39D32).
BE5#	O	BYTE ENABLE, PATH 5 (D47D40).
BE6#	O	BYTE ENABLE, PATH 6 (D55D48).
BE7#	O	BYTE ENABLE, PATH 7 (D63D56).

SYMBOL	TYPE	DESCRIPTION
BF	I	THE BUS FREQUENCY SIGNAL (BF) DETERMINES THE IO BUS TO PROCESSOR CORE FREQUENCY RATIO.
BOFF#	I	ENSURE THAT THE PROCESSOR DOESN'T FETCH STALE DATA FROM MAIN MEMORY.
BP32	O	THE BREAK POINT OUTPUTS INDICATE THAT A BREAKPOINT MATCH HAS BEEN DETECTED THROUGH THE BREAKPOINT REGISTER.
BP/PM10	O	BREAKPOINT AND PERFORMANCE MONITORING PINS.
BRDY#	I	THE BURS READY INPUT INDICATES THAT THE CURRENTLY ADDRESSED DEVICE HAS PRESENTED VALID DATA ON THE DATA BUS PINS IN RESPONSE TO A READ OR THAT CURRENTLY ADDRESSED DEVICE HAS ACCEPTED DATA FROM THE PENTIUM CPU IN RESPONSE TO A WRITE.
BRDCY#	I	THE BURS READY INPUT INDICATES THAT THE LEVEL 2 CACHE HAS PRESENTED VALID DATA ON THE DATA BUS PINS IN RESPONSE TO A READ OR THAT THE LEVEL 2 CACHE HAS ACCEPTED DATA FROM THE PENTIUM CPU IN RESPONSE TO A WRITE.
BREQ#	O	THE INTERNAL CYCLE PENDING OUTPUT INDICATES THAT THE PENTIUM MICROPROCESSOR HAS A BUS CYCLE REQUEST PENDING.
BT3BT0	NA	BRANCH TRACE LINES ARE DRIVEN DURING A BRANCH TRACE SPECIAL CYCLE.
BUSCHK#	I	THE BUS CHECK ALLOW SYSTEM DESIGNERS TO NOTIFY THE CPU. IF A BUS CYCLE HAS NOT COMPLETED SUCCESSFULLY.
CACHE#	IO	CACHE# SIGNAL IS ACTIVE WHEN INFORMATION IS BEING TRANSFERRED BETWEEN EXTERNAL MEMORY AND AN INTERNAL CACHE.
CLK	I	CLOCK PROVIDES THE FUNDAMENTAL TIMING AND THE INTERNAL OPERATING FREQUENCY FOR THE PENTIUM MICROPROCESSOR.
CPUTYP	I	CPU TYPE PIN SAMPLED BY THE PROCESSOR AT THE TRAILING-EDGE OF RESET TO DETERMINE WHETHER IT IS PRIMARY OR THE DUAL PROCESSOR.



## 5. PIN DESCRIPTIONS OF MAJOR COMPONENTS

### 5.1 PENTIUM MICROPROCESSOR (P54LM)

SYMBOL	TYPE	DESCRIPTION
D7D0	IO	DATA PATH ZERO.
D51D8	IO	DATA PATH ONE.
D23D16	IO	DATA PATH TWO.
D31D24	IO	DATA PATH THREE.
D39D32	IO	DATA PATH FOUR.
D47D40	IO	DATA PATH FIVE.
D55D48	IO	DATA PATH SIX.
D63D56	IO	DATA PATH SEVEN.
D/C#	IO	DATA OR CONTROL. AT THE START OF BUS CYCLE, THE PENTIUM PROCESSOR SETS THIS LINE HIGH IF DATA WILL BE TRANSFERRED DURING THE CURRENT BUS CYCLE, OTHERWISE SETS IT TO LOW.
D/P#	O	DUAL/PRIMARY. THIS IS AN OUTPUT OF PRIMARY PROCESSOR AND IS NOT USED BY THE DUAL PROCESSOR. IT ASSERTED (LOW) BY THE PRIMARY PROCESSOR WHEN IT HAS ACQUIRED PRIVATE BUS OWNERSHIP AND HAS INITIATED A BUS CYCLE.
DP0	IO	PARTY BIT FOR DATA PATH 0D7D0.
DP1	IO	PARTY BIT FOR DATA PATH 1D15D8.
DP2	IO	PARTY BIT FOR DATA PATH 2D23D16.
DP3	IO	PARTY BIT FOR DATA PATH 3D31D24.
DP4	IO	PARTY BIT FOR DATA PATH 4D39D32.
DP5	IO	PARTY BIT FOR DATA PATH 5D47D40.
DP6	IO	PARTY BIT FOR DATA PATH 6D55D48.
DP7	IO	PARTY BIT FOR DATA PATH 7D63D56.
DPEN#	IO	DUAL PROCESSOR ENABLE.
EADS#	I	THE EXTERNAL ADDRESS STROBE SIGNAL INDICATES THAT A VALID EXTERNAL ADDRESS HAS BEEN DRIVEN ONTO THE PENTIUM S A4A31 ADDRESS LINES BY ANOTHER MASTER.
EWBE#	I	THE EXTERNAL WRITE BUFFER EMPTY IS USED TO ENSURE THAT MEMORY OPERATIONS OCCUR IN ORDER OF EXECUTION.
FLUSH#	I	THE CACHE FLUSH INPUT FORCES THE PENTIUM PROCESSOR TO FLUSH THE CONTENTS OF ITS INTERNAL CACHE.
FERR#	O	FLOATING-POINT ERROR OUTPUT PIN IS DRIVEN ACTIVE WHEN A FLOATING-POINT ERROR OCCURS.

SYMBOL	TYPE	DESCRIPTION
FRMC#	I	THE FUNCTION REDUNDANCY CHECKING MASTER/CHECKER# PIN IS SAMPLED BY THE PENTIUM MICROPROCESSOR DURING RESET TO DETERMINE WHETHER THE MICROPROCESSOR SHOULD BE CONFIGURED AS A FUNCTIONAL REDUNDANCY MASTER OR CHECKER.
HIT#	IO	THE HIT# SIGNAL ACTIVE TO INDICATE A SNOOP HIT IN EITHER THE INTERNAL CODE OR DATA CACHE.
HITM#	IO	THE PENTIUM MICROPROCESSOR DRIVES THE HIT MODIFIED SIGNAL ACTIVE TO INDICATE A SNOOP HIT TO A MODIFIED LINE IN THE DATA CACHE.
HLDA	IO	BUS HOLD ACKNOWLEDGE.
HOLD	I	THE BUS HOLD REQUEST INPUT ALLOWS ANOTHER BUS MASTER TO GAIN COMPLETE CONTROL OF THE PENTIUM'S LOCAL BUSES.
IBT	NA	THE INSTRUCTION BRANCH TAKEN SIGNAL IS DRIVEN ACTIVE FOR ONE CLOCK CYCLE WHEN PENTIUM MICROPROCESSOR EXECUTES AN INSTRUCTION RESULTING IN AN EXECUTION BRANCH.
ERR#	O	INTERNAL ERROR IS ASSERTED WHEN A PARTY ERROR IS ENCOUNTERED INSIDE THE PENTIUM MICROPROCESSOR.
IGNNE#	I	IGNORE NUMERIC ERROR INPUT IS ASSERTED BY EXTERNAL LOGIC. THE PENTIUM MICROPROCESSOR WILL IGNORE A NUMERIC ERROR, AND CONTINUE EXECUTING NON-CONTROL FLOATING-POINT INSTRUCTIONS.
NIT	I	PENTIUM MICROPROCESSOR NIT INPUT HAS THE SAME EFFECT AS THE RESET SIGNAL EXCEPT THAT THE FOLLOWING RETAIN THE VALUES.
NTR	I	THIS IS MASKABLE INTERRUPT REQUEST INPUT.
NV	I	THE INVALIDATE INPUT TELLS THE PENTIUM MICROPROCESSOR WHETHER THE CACHE LINE STATE SHOULD BE MARKED INVALIDATED OR SHARED AS A RESULT OF SNOOP HIT.
IJ	NA	THE IJ SIGNAL INDICATES THAT AN INSTRUCTION IN THE "u" PIPELINE HAS COMPLETED EXECUTION.
IV	NA	THE IV SIGNAL INDICATES THAT AN INSTRUCTION IN THE "v" PIPELINE HAS COMPLETED EXECUTION.

## 5. PIN DESCRIPTIONS OF MAJOR COMPONENTS

### 5.1 PENTIUM MICROPROCESSOR (P54LM)

SYMBOL	TYPE	DESCRIPTION
KEN#	I	THE CACHE ENABLE PIN IS SAMPLED TO DETERMINE IF THE CURRENT BUS CYCLE IS CACHEABLE.
LNT0 OR NTR	I	IF THE PROCESSOR'S LOCAL APIC IS ENABLE, THIS IS THE LNT0 INPUT TO THE APIC.
LOCK#	IO	THE LOCK# SIGNAL IS ASSERTED WHEN THE PENTIUM MICROPROCESSOR WANTS TO RUN MULTIPLE BUS CYCLES WITHOUT HAVING THE BUSES TAKEN AWAY BY ANOTHER BUS MASTER.
M /O#	IO	MEMORY OR IO. AT THE START OF BUS CYCLE, THE PENTIUM PROCESSOR SETS THIS LINE HIGH IF ADDRESSING A MEMORY LOCATION AND LOW IF ADDRESSING AN IO LOCATION.
NA#	I	THE NEXT ADDRESS INPUT INDICATES THAT THE MEMORY SUBSYSTEM IS CAPABLE OF TAKING ADVANTAGE OF THE PENTIUM MICROPROCESSOR'S ADDRESS PIPELINING.
NMI	I	NON-MASKABLE INTERRUPT REQUEST.
PBREQ#	IO	PRIVATE BUS REQUEST ONLY USED IN DUAL PROCESSOR SYSTEM.
PBGNT#	IO	PRIVATE BUS GRANT ONLY USED IN DUAL PROCESSOR SYSTEM.
PCHK#	O	SEE DP0.
PCD	O	PAGE CACHE DISABLE.
PEN#	I	PARTY ENABLE.
PHIT#	IO	PRIVATE BUS HIT. PHIT# IS AN OUTPUT FROM THE LRM AND AN INPUT TO THE MRM. IT IS USED IN A DUAL PROCESSOR SYSTEM.
PHIM#	IO	PRIVATE BUS HIT ON MODIFIED LINE.
PIECLK	I	PROGRAMMABLE INTERRUPT CONTROLLER CLOCK.
PIEDO OR DEPN#	IO	PROGRAMMABLE INTERRUPT CONTROLLER DATA LINE0.
PID1 OR APICEN	IO	PROGRAMMABLE INTERRUPT CONTROLLER DATA LINE1.
PRDY	O	PROBE READY ASSERTED BY THE PROCESSOR WHEN IT HAS STOPPED EXECUTION IN RESPONSE TO THE R/S# SIGNAL BEING ASSERTED LOW.
PWT	O	THE PAGE WRITE-THROUGH PIN REFLECTS THE STATE OF THE PAGE ATTRIBUTE BIT.

SYMBOL	TYPE	DESCRIPTION
RESET	I	1. KEEPS THE MICROPROCESSOR FROM OPERATING UNTIL THE POWER SUPPLY VOLTAGES HAVE COME UP AND STABILIZED. 2. FORCES KNOWN DEFAULT VALUES INTO THE PENTIUM PROCESSOR REGISTER.
R/S#	I	RUN/STOP. WHEN SET HIGH, THE PROCESSOR IS PERMITTED TO RUN NORMALLY. WHEN SET LOW, THE PROCESSOR CEASES TO EXECUTE INSTRUCTIONS AND ENTERS PROBE MODE.
SCYC	IO	SPLIT CYCLE IS VALID FOR LOCKED BUS CYCLES ONLY. SCYC IS ASSERTED WHEN A LOCKED TRANSFER RESULTS IN A MISALIGNED MEMORY ACCESS.
SM#	I	SYSTEM MANAGEMENT INTERRUPT INFORMS THE PROCESSOR THAT A SYSTEM MANAGEMENT INTERRUPT ROUTINE RESIDING IN SYSTEM MANAGEMENT ADDRESS SPACE NEEDS TO BE PERFORMED.
SMCAT#	O	SYSTEM MANAGEMENT INTERRUPT ACKNOWLEDGE INFORMS EXTERNAL LOGIC THAT THE PROCESSOR IS IN SYSTEM MANAGEMENT MODE.
TCK	I	TEST CLOCK USED TO CLOCK STATE INFORMATION AND DATA INTO AND OUT OF DEVICE DURING BOUNDARY SCAN.
TDI	I	TEST INPUT USED TO SHIFT DATA AND INSTRUCTIONS INTO THE TEST ACCESS PORT IN A SERIAL BIT STREAM.
TDO	O	TEST OUTPUT USED TO SHIFT DATA OUT OF THE TEST ACCESS PORT IN A SERIAL BIT STREAM.
TMS	I	TEST MODE SELECT USED TO CONTROL THE STATE OF THE TEST ACCESS PORT CONTROLLER.
TRST#	I	TEST RESET USED TO FORCE THE TEST ACCESS PORT CONTROLLER INTO AN INITIALIZED STATE.
W B /W T#	I	THE WRITE-BACK OR WRITE THROUGH INPUT ALLOWS EXTERNAL LOGIC TO DETERMINE WHETHER A IS PLACED IN THE WRITE-BACK OR WRITE THROUGH STATE.
W R#	IO	WRITE OR READ AT THE START OF A BUS CYCLE. THE PENTIUM PROCESSOR SETS THIS LINE HIGH IF THE CURRENT BUS CYCLE IS A WRITE BUS CYCLE. W R# IS SET LOW IF THE CURRENT BUS CYCLE IS A READ BUS CYCLE.

## 5. PIN DESCRIPTIONS OF MAJOR COMPONENTS

### 5.2 UM8891-N PCI HOST BRIDGE AND MEMORY/CACHE CONTROLLER

SYMBOL	TYPE	DESCRIPTION
CA4A	O	CACHE RAM ADDRESS BIT.FOR ASYNCHRONOUS SECONDARY CACHE RAM APPLICATION.IT PROVIDES SYSTEM ADDRESS BIT 4 FOR BANK A.
CA4B	O	CACHE RAM ADDRESS BIT.FOR ASYNCHRONOUS SECONDARY CACHE RAM APPLICATION.IT PROVIDES SYSTEM ADDRESS BIT 4 FOR BANK B.
CA3	O	CACHE RAM ADDRESS BIT.FOR ASYNCHRONOUS SECONDARY CACHE RAM APPLICATION.IT PROVIDES SYSTEM ADDRESS BIT 3.FOR SYNCHRONOUS SECONDARY CACHE RAM APPLICATION.
CRCSA#CE#	O	CACHE RAM CHIP SELECT FOR BANK A.
CRCSB#ADSC#	O	CACHE RAM CHIP SELECT FOR BANK B.
CROEA#OE#	O	CACHE RAM OUTPUT ENABLE FOR BANK A.
CROEB#ADV#	O	CACHE RAM OUTPUT ENABLE FOR BANK A.
CRW [7:0]	O	CACHE RAM WRITE CONTROL.SECONDARY CACHERAM WRITE CONTROL SIGNALS WITH RESPECT TO EACH BYTE.
TA[7:0]	IO	ADDRESS TAG RAM DATA.
TRWR#	O	ADDRESS TAG RAM WRITE CONTROL SIGNAL.
PALTH	O	PROCESS ADDRESS LATCH CONTROL SIGNAL.
MDPERR#	I	MEMORY DATA PARITY ERROR.INPUT FROM UM 8892N.INDICATES THERE IS A PARITY ERROR ON MD BUS.
ADPAR	I	PCIDATA PARITY.INPUT FROM UM 8892N.FOR 32-BIT DATA BUS PARITY.
PDCTL[3:0]	O	PCI DATA BUS CONTROL.OUTPUT TO UM 8892N.CONTROL PD BUS DIRECTION AND LATCH FUNCTIONS.
MDCTL[3:0]	O	MEMORY DATA BUS CONTROL.OUTPUT TO UM 8892N.CONTROL THE MD BUS DIRECTION AND LATCH FUNCTION.
ADCTL[3:0]	O	PCIDATA BUS CONTROL.OUTPUT TO UM 8892N.CONTROL AD BUS DIRECTION AND LATCH FUNCTION.
AD[31:0]	IO	32-BIT PCIADDRESS AND DATA BUS.
FRAME#	IO	PCIBUS TRDY# SIGNAL.CYCLE FRAME.OUTPUT WHEN UM 891N ACTS AS CURRENT PCIBUS INITIATOR;OTHERWISE,IT IS AN INPUT.PN FRAME# IS DEASSERTED TO INDICATE THAT THE INITIATOR IS READY TO COMPLETE THE FINAL DATA PHASE.
PCCLK	I	PCIBUS CLOCK
CBE#[3:0]	IO	PCIBUS COMMAND AND BYTE ENABLE SIGNALS
PAR	IO	PCIBUS PARITY BIT
SERR#	O	PCIBUS SERR# SIGNAL
LOCK#	IO	PCIBUS LOCK# SIGNAL.INDICATES A LOCK CYCLE.
STOP#	IO	PCIBUS STOP# SIGNAL.OUTPUT WHEN UM 8891N ACTS AS A TARGET OF PCIBUS CYCLE TO INDICATE THAT IT REQUESTS THE INITIATOR TO STOP THE TRANSACTION IN PROGRESS ON THE CURRENT DATA PHASE;OTHER IT IS AN OUTPUT.PN.
DEVSEL#	IO	PCIBUS DEVSEL# SIGNAL.DEVICE SELECT ASSERTED WHEN UM 8891N DECODING LOGIC IS TRUE;OTHERWISE IT IS AN INPUT.PN.
TRDY#	IO	PCIBUS TRDY# SIGNAL.TARGET READY.IT IS ASSERTED WHEN UM 8891N IS READY TO COMPLETE THE CURRENT DATA PHASE.
RDY#	IO	PCIBUS RDY# SIGNAL. INITIATOR READY.DURING A WRITE, RDY# ASSERTED INDICATES THAT THE INITIATOR IS DRAINING VALID DATA ONTO THE DATA BUS.DURING A READ,RDY# ASSERTED INDICATES THAT THE INITIATOR IS READY TO ACCEPT DATA FROM THE TARGET.
REQ#	O	PCIBUS REQUEST.
GNT#	I	PCIBUS GRANT.
MWE#	O	DRAM WRITE ENABLE
MA[11:0]	O	DRAM ADDRESS SIGNALS
CAS[7:0]	O	DRAM COLUMN SIGNAL STROBE

SYMBOL	TYPE	DESCRIPTION
RAS[5:0]	O	DRAM ROW SIGNAL STROBE
RAS[7:6]	O	DRAM ROW SIGNAL STROBE
PA[31:0]	IO	PROCESSOR ADDRESS BUS.
PBE7#PBE0#	I	BYTE ENABLE.
ADS#	I	ADDRESS STROBE.INDICATES THAT A NEW VALID BUS CYCLE IS CURRENTLY BEING DRIVEN BY THE CPU.
PM D	I	MEMORY OR IO ACCESS DEFINES WHETHER THE CURRENT CPU CYCLE IS A MEMORY OR IO ACCESS.
PWR	I	WRITE OR READ ACCESS DEFINES WHETHER THE CURRENT CPU CYCLE IS A WRITE OR READ ACCESS.
PDC	I	DATA OR CODE ACCESS DEFINES WHETHER THE CURRENT CPU CYCLE IS A DATA OR CODE ACCESS.
PLOCK#	I	BUS LOCK.INDICATES THAT CURRENT CPU BUS CYCLES SHOULD NOT BE INTERRUPTED SUCH AS WHEN THE CPU IS RUNNING A READ-MODIFY-WRITE CYCLE OR INTERRUPT ACKNOWLEDGE CYCLE.
CACHE#	I	CACHEABILITY.INDICATES CPU INTERNAL CACHEABILITY FOR THE CURRENT CYCLE.
HITM#	I	HIT MISS TO A MODIFIED LINE.INDICATES THE CURRENT NO-WRITE CYCLE HIT A MODIFIED LINE IN CPU DATA CACHE AND CPU WILL SCHEDULE A WRITE-BACK CYCLE TO THE BUS.
PHOLD	O	CPU HOLD.
PHLDA	I	CPU BUS HOLD ACKNOWLEDGE.
BOFF#	O	BACK-OFF THIS SIGNAL IS USED TO FORCE CPU OFF THE BUS IN THE NEXT CLOCK.
KEN#	O	CACHE ENABLE.
BRDY#	O	BURST-OFF.THE SIGNAL INDICATES TO THE CPU THAT THE VALID DATA IS ON THE DATA BUS IN RESPONSE TO A READ CYCLE OR THE DATA PROVIDED BY CPU HAS BEEN ACCEPTED IN RESPONSE TO A WRITE CYCLE.
WBWTH	O	RESERVED
NA#	O	NEXT ADDRESS.THE SIGNAL INDICATES TO THE CPU THAT UM 8891 IS READY TO ACCEPT A NEW BUS CYCLE.
INV OT4	O	INVALIDATION REQUEST.THE SIGNAL INDICATES TO THE CPU TO DETERMINE THE FINAL STATE OF A CACHE LINE AS A RESULT OF AN INQUIRE HT.
EADS#	O	EXTERNAL ADDRESS STROBE.
SM ACT#	I	SYSTEM MANAGEMENT INTERRUPT ACTIVE.INDICATES THAT THE CPU IS OPERATING IN SMM.
SUSPA	I	SUSPEND ACKNOWLEDGE FOR CYRXC CPU
REFRESH#	I	REFRESH REQUEST INPUT
RESET	I	RESET.THE IS A SIGNAL OF 8891N
CLK	I	CPU CLOCK INPUT
CLKDC	I	INPUT FROM UM 8886N TO NOTIFY UM 8891N
CLKRUN#	O	RESERVED
CLKCTL	O	SSYNCHRONOUS SRAM CLOCK CONTROL.
CPUPD	I	NOTIFY UM 8891N THAT CPU IS POWER-DOWN OR CLOCK DOWN.
891BUSY#	O	RESERVED
TESTI	I	TEST INPUT MUST BE LOW
TESTO	O	TEST OUTPUT VCC5
VCC5		5V POWER FOR PCI INTERFACE LOGIC
VCC3		3.3V POWER FOR CPU INTERFACE
VCCD		POWER FOR DRAM INTERFACE
VCCS		POWER FOR CACHE SRAM INTERFACE PINS
GND		GROUNDING.

## 5. PIN DESCRIPTIONS OF MAJOR COMPONENTS

### 5.3 UM8892-N DATA PATH CONTROLLER

SYM BOL	TYPE	DESCRIPTION
PD[63:0]	IO	CPU DATA BUS DATA BUS DIRECTION AND INTERNAL LATCH ARE CONTROLLED BY PDCTL 3-0. FOUR BUFFERS STORE PD TO MD DATA .AND FOUR BUFFERS STORE PD TO AD DATA .
MD[63:0]	IO	MEMORY DATA BUS DATA BUS DIRECTION AND INTERNAL LATCH ARE CONTROLLED BY MDCTL2-0 ONE BUFFER STORES MD TO AD DATA .
AD[31:0]	IO	PCIDATA BUS DATA BUS DIRECTION AND INTERNAL LATCH ARE CONTROLLED BY ADCTL3-0. TWO 32-BIT BUFFERS STORE AD TO PD DATA AND TWO 32-BIT BUFFERS STORE AD TO MD DATA
MDCTL[3:0]	I	MEMORY DATA BUS CONTROL. INPUT FROM UM 8891N CONTROL MD MEMORY DATA BUS DIRECTION AND LATCH FUNCTION .
PDCTL[3:0]	I	CPU DATA BUS CONTROL. INPUT FROM UM 8891N CONTROL PD CPU DATA_ BUS DIRECTION AND LATCH FUNCTION .
ADCTL[3:0]	I	PCIDATA BUS CONTROL. INPUT FROM UM 8891N CONTROL AD CPU DATA_ BUS DIRECTION AND LATCH FUNCTION .
MDPERR#	O	MEMORY DATE PARITY ERROR .OUTPUT TO UM 8891N , INDICATING A PARITY ERROR OCCURRED ON MD BUS.(64-BIT MD PARITY CHECK )
CLK	I	CPU CLOCK
PCCLK	I	PCIBUS CLOCK
ADPAR	O	PCIDATA PARITY . OUTPUT TO UM 8891N ,FOR 32-BIT PCIDATA PARITY (EVEN PARITY )
DP[7:0]	IO	PARITY FO MD BUS.
VCCD		POWER FOR DRAM INTERFACE.FOR 5V OR 3.3V DRAM APPLICATIONS.CONNECT THESE POWER PINTS TO 5V OR 3.3V
VCC5		POWER PINS FOR 5V
VCC3		POWER FOR 3.3V
GND		GROUNG

## 5. PIN DESCRIPTIONS OF MAJOR COMPONENTS

### 5.4 UMC UM8886-N PCI TO ISA BRIDGE

SYMBOL	TYPE	DESCRIPTION
AD{31:0}	IO	32 BIT PCI ADDRESS AND DATA BUS
C/BE{3:0}	IO	PCIBUS COMMAND AND BYTE ENABLE SIGNALS
DEVSEL#	IO	PCIBUS DEVESEL SIGNAL. THIS ACTS AS AN OUTPUT P/N WHEN THE IBC IS THE SLAVE OF PCIBUS CYCLE TRANSACTION; OTHERWISE, IT IS AN INPUT P/N.
TRDY#	IO	PCIBUS TRDY SIGNAL. THIS ACTS AS AN OUTPUT P/N WHEN THE IBC IS THE SLAVE OF PCIBUS CYCLE TRANSACTION; OTHERWISE, IT IS AN INPUT P/N.
RDY#	IO	PCIBUS RDY SIGNAL. THIS ACTS AS AN OUTPUT P/N WHEN THE IBC ISSUES A CYCLE TO PCIBUS; OTHERWISE, IT IS AN INPUT P/N.
FRAME#	IO	PCIBUS FRAME SIGNAL. THIS ACTS AS AN OUTPUT P/N WHEN THE IBC ISSUES A CYCLE TO PCIBUS; OTHERWISE, IT IS AN INPUT P/N.
DSEL	I	PCIBUS DSEL INPUT SIGNAL. DSEL IS USED AS CHIP SELECT DURING CONFIGURATION READ AND WRITE TRANSACTION.
PAR	O	PCIBUS PARITY BIT.
SERR#	I	SYSTEM ERROR. UPON SAMPLING THIS P/N ACTIVE, THE IBC GENERATES AN NM I/O TO THE CPU.
LOCK#	I	PCIBUS LOCK SIGNAL TO INDICATE LOCK CYCLE.
STOP#	IO	PCIBUS STOP SIGNAL. THIS ACTS AS AN OUTPUT P/N WHEN THE IBC IS THE SLAVE OF PCIBUS CYCLE TRANSACTION; OTHERWISE, IT IS AN INPUT P/N.
INT{DA}	I	PCIBUS INTERRUPT REQUEST A.B.C.D.
BCLK	O	ISA BUS CLOCK OUTPUT.
BALE	O	BUS ADDRESS LATCH ENABLE.
SA{19:0}	O	SYSTEM ADDRESS BUS SA{19:0}. SA{19:0} ARE OUTPUT, EXCEPT DURING ISA MASTER CYCLES.
LA{23:}	O	LATCHABLE ADDRESS BUS LA{23:17}. LA{23:17} ARE OUTPUT, EXCEPT DURING ISA MASTER CYCLES.
SBHE#	O	SYSTEM BUS HIGH ENABLE INDICATES THE HIGH BYTE ON THE ISA DATA BUS SD{15:8} IS VALID.
SD{15:0}	IO	16 BIT ISA SYSTEM DATA BUS.
DR#	O	ISA IO READ COMMAND.
DW#	O	ISA IO WRITE COMMAND.
MEMR#	O	ISA MEMORY READ COMMAND.
MEMW#	O	ISA MEMORY WRITE COMMAND.

SYMBOL	TYPE	DESCRIPTION
SMEMR#	O	ISA SYSTEM MEMORY READ COMMAND.
SMEMW#	O	ISA SYSTEM MEMORY WRITE COMMAND.
DCS16#	I	16-BIT IO. THIS SIGNAL INDICATES THAT BUS SIZE OF CURRENT ISA IO SLAVE IS 16 BITS.
MEMCS16#	IO	16-BIT MEMORY. THIS P/N INDICATES THAT THE BUS SIZE OF CURRENT ISA MEMORY SLAVE IS 16 BIT.
OWS#ACN	I	NO WAIT STATES. THIS SIGNAL IS ASSERTED BY ISA SLAVE IN ORDER TO SHORTEN THE CYCLE.
DCHRDY	IO	CHANNEL READY. DCHRDY IS USED BY ISA SLAVES TO INSERT WAIT STATES.
MASTER#	I	16-BIT MASTER. INDICATES THAT A 16-BIT ISA MASTER HAS CONTROL OF THE ISA BUS.
AEN	O	ISA BUS AEN SIGNAL. WHEN HIGH, INDICATES THAT DMA OR REFRESH CONTROLS THE ISA BUS.
DCHCK# / CLKRUN#	I	IO CHANNEL CHECK. IBC WILL GENERATE NM I/O TO CPU UPON SAMPLING THIS P/N ACTIVE; CLKRUN IS RESERVED FOR FUTURE USE.
REFRESH#	IO	IO SYSTEM REFRESH CONTROL. OUTPUT TO ISA BUS WHEN CONVERTING SYSTEM TIMER TICKS INTO REFRESH CYCLE.
CPUREQ REQ0# /	I	CPU REQUEST. CPU INITIATOR REQUESTS THE PCIBUS.
COVERSW#	I	PCIMASTER REQUEST 0. FOR REQUESTS INITIATED FROM PCIBUS MASTER. COVERSW FROM EXTERNAL LCD COVER SWITCH TO INFORM THE PMU THAT THE LCD COVER HAD BEEN CLOSED SO THAT PMU CAN FORCE SYSTEM TO ENTER SUSPEND MODE.
REQ1#	I	PCIMASTER REQUEST 1.
REQ2# / 89IBUSY#	I	PCIMASTER REQUEST 2. THE 89IBUSY IS RESERVED FOR FUTURE USE.
REQ3# / COVERSW#	I	PCIMASTER REQUEST 3. THIS P/N ALSO ACTS AS "COVERSW" FROM EXTERNAL LCD COVER SWITCH TO INFORM THE PMU THAT LCD COVER HAD BEEN CLOSED SO THAT PMU CAN FORCE SYSTEM ENTER SUSPEND MODE.
GNT0# / NCLKDC#	O	PCIMASTER GRANT 0. ARBITER HAS GRANTED PCIBUS MASTER OR AS NCLKDC#UM 8886N WILL FORCE NCLKDC#LOW TO INFORM UM 8891 THAT CPU CLOCK WILL BE D.C.
GNT1#	O	PCIMASTER GRANT 0.

## 5. PIN DESCRIPTIONS OF MAJOR COMPONENTS

### 5.4 UMC UM8886-N PCI TO ISA BRIDGE

SYMBOL	TYPE	DESCRIPTION
GNT2# / SUSP#	O	PCIMASTER GRANT 2. THIS PIN ALSO ACTS AS SUSP# OUTPUT WHICH WILL BE FORCED LOW AFTER ENTERING SUSPEND MODE AND THE CLOCK TO CPU HAD BEEN STOPPED.
GNT3# / NCLKDC#	O	PCIMASTER GRANT 3, OR NCLKDC# UM 8886N WILL FORCE NCLKDC# TO LOW TO INFORM UM 8891 THAT CPU CLOCK WILL BE D.C.
X32K	I	32K CLOCK INPUT.
DREQ{30}	I	DMA REQUEST. THESE SIGNALS ARE USED TO REQUEST DMA SERVICE.
DREQ{75}		
DACK#{70}	IO	DMA ACKNOWLEDGE. THE MC ASSERTS THESE OUTPUT LINES TO INDICATE THAT THE DMA DEVICE HAS BEEN GRANTED SERVICE.
EOP	IO	END OF PROCESS. IN INPUT MODE. THIS PIN IS USED BY THE DMA DEVICES TO STOP CURRENT DMA TRANSFER. IN OUTPUT MODE, DMA CONTROLLER ASSERTS EOP TO INDICATE TO THE ACTIVE DMA DEVICE THAT THE TRANSFER HAS REACHED THE TERMINAL COUNT.
RQ1	I	ISA BUS INTERRUPT REQUEST 1.
RQ{73}	I	ISA BUS INTERRUPT REQUEST {73}
RQ8	I	RTC INTERRUPT REQUEST.
RQ{129}	I	ISA BUS INTERRUPT REQUEST {129}
RQ{1514}	I	ISA BUS INTERRUPT REQUEST {1514}
NTR	O	MASKABLE INTERRUPT TO CPU.
NMI	O	NONMASKABLE INTERRUPT TO CPU.
SM#	IO	SYSTEM MANAGEMENT INTERRUPT. OUTPUT TO CPU TO REQUEST SMM SERVICE. INPUT FROM CPU INDICATES THAT CPU HAS ENTERED SMM MODE.
STPCLK#	O	CPU SLOW DOWN / STOP CLOCK CONTROL.
PWRLCH2	O	LATCH SIGNAL TO LATCH PMC OUTPUT PINS FROM SD{70} TO GENERATE PMC0-5, PMC8 AND CKGENPD.
PWRLCH1	O	LATCH SIGNAL TO LATCH PMC OUTPUT PINS FROM SD{70} TO GENERATE PMC6, PMC7, SUSP, PMC8, PMC9 AND CLKSEL{20}.
EXTSM#	I	EXTERNAL SMI.
SMACT#	I	SYSTEM MANAGEMENT INTERRUPT ACKNOWLEDGE FROM INTEL SL ENHANCED CPU.
PCCLKI	I	PCIBUS CLOCK INPUT TO THE MC.
CLKN	I	OSCILLATOR CLOCK INPUT TO GENERATE CPU AND PCICLOCKS.
OSC	I	TIME BASE 14.318 MHZ CLOCK INPUT.
HCLK	O	CLOCK OUTPUT TO CPU HOST.
PCCLK0	O	CLOCK OUTPUT TO PCIBUS.

SYMBOL	TYPE	DESCRIPTION
RSTN	I	RESET INPUT: RSTN IS USED TO INITIALIZE THE ENTIRE SYSTEM.
CPURST	O	CPU RESET. THIS PIN IS USED TO INITIALIZE CPU.
RSTDRV	O	RSTDRV. THIS PIN IS USED TO RESET ENTIRE SYSTEM, EXCEPT THE CPU.
KBCLK	IO	KEYBOARD CONTROLLER CLOCK. CLOCK OUTPUT TO THE 8742.
RC/PGP0	IO	RESETS INPUT FROM 8042, OR ACTS AS PROGRAMMABLE INPUT, OR OUTPUT PIN 0.
GA20/PGP1/LDEV#	IO	ADDRESS A20 GATE FROM 8042, OR ACTS AS PROGRAMMABLE INPUT/OUTPUT PIN 1, OR ACTS AS LOCAL DEVICE INPUT FROM VL BUS.
ROMCS# / KBCS#	O	ROMCS AND KBSCS. DUAL FUNCTION PIN. FOR IO CYCLES, THIS PIN IS KBSCS; FOR MEMORY CYCLES, IT IS ROMCS.
SPKR	O	SPEAKER DRIVE OUTPUT.
XDEN/PGP3/TCRAMWR	O	XD BUS DIRECTION CONTROL, OR ACTS AS PROGRAMMABLE OUTPUT PIN 3, OR AS TCRAM WR TO READ/WRITE EXTERNAL 4KB RTC.
RTCAS	O	RTC ADDRESS LATCH.
RTCW R	O	RTC WRITE COMMAND.
RTCRD	O	RTC READ COMMAND.
DE1FX	O	DE1FX CHIP SELECT.
DE3FX	O	DE3FX CHIP SELECT.
ONOFF# / ACN	I	"ON/OFF" SWITCH INPUT TO PMU. SWITCHES BETWEEN FULL-ON MODE AND SUSPEND MODE OR ACTS AS ACN.
LB1/LB2	I	LOW BATTERY 1 OR LOW BATTERY 2 INPUT.
DE17X / PGP3	O	DE17X CHIP SELECT. OR ACTS AS PROGRAMMABLE OUTPUT PIN 3.
DE37X / PGP2	O	DE37X CHIP SELECT. OR ACTS AS PROGRAMMABLE OUTPUT PIN 2.
DEHDEN	O	ENABLE DE CYCLE.
A20M	O	MASK PROCESSOR ADDRESS 20: ACTIVE WHEN GA20 IS LOW OR IO PORT 92H BIT 1 IS HIGH.
EXSM I2/LB2 / KBCLKI	I	EXTERNAL SMI INPUT 2 OR ACTS AS LOW BATTERY 2 INPUT OR KEYBOARD CLOCK INPUT.
FERR#	I	WHEN LOW INDICATES THAT A FLOATING POINT ERROR HAS OCCURRED.
IGNNE#	O	IGNNE IS ASSERTED LOW TO INSTRUCT THE CPU TO IGNORE A NUMERIC ERROR AND CONTINUE EXECUTING NON-CONTROL FLOATING POINT INSTRUCTIONS.
TEST	I	THIS PIN USED FOR TESTING ONLY FOR NORMAL OPERATION IT SHOULD BE PULLED HIGH.
VCC5		+5V VOLT POWER SUPPLY.
VCC3		3.3V VOLT POWER SUPPLY.

## 5. PIN DESCRIPTIONS OF MAJOR COMPONENTS

### 5.5 C&T F65548 VGA CONTROLLER

SYMBOL	TYPE	DESCRIPTION
RESET#	I	RESET FOR VL-BUS INTERFACES CONNECT TO RESET#. FOR DIRECT CPU LOCAL BUS INTERFACES ,CONNECT TO THE SYSTEM RESET GENERATED BY THE MOTHERBOARD SYSTEM LOGIC FOR ALL PERIPHERALS.
ADS#	I	ADDRESS STROBE. IN VL-BUS AND CPU LOCAL BUS INTERFACES INDICATES VALID ADDRESS AND CONTROL SIGNAL INFORMATION IS PRESENT.
M /O#	I	MEMORY IO. IN VL-BUS AND CPU LOCAL BUS INTERFACES INDICATES MEMORY OR IO CYCLE :1 = MEMORY ,0=IO
W R#	I	WRITE /READ. THIS CONTROL SIGNAL INDICATES A WRITE (HIGH)OR READ (LOW )OPERATION .IT IS SAMPLED ON THE RISING EDGE OF THE (INTERNAL)1x CPU CLOCK WHEN ADS# IS ACTIVE.
RDYRTN# CRESET	I I	READY RETURN HANDSHAKING SIGNAL IN VL-BUS INTERFACES INDICATING SYNCHRONIZATION OF RDFS# BY THE LOCAL BUS MASTER CONTROL TO THE PROCESSOR UPON RECEIPT OF THIS LCLK-SYNCHRONOUS SIGNAL THE CHIP WILL STOP DRIVING THE BUS (IF A READ CYCLE WAS ACTIVE )AND TERMINATE THE CURRENT CYCLE.
LRDY#	O	LOCAL READY . DRIVEN LOW DURING VL-BUS AND CPU LOCAL BUS CYCLES TO INDICATE THE CURRENT CYCLE SHOULD BE COMPLETED .THIS SIGNAL IS DRIVEN HIGH AT THE END OF THE CYCLE .THEN TRISTATED.
LDEV#	O	LOCAL DEVICE .IN VL-BUS AND CPU LOCAL BUS INTERFACES,THIS PIN INDICATES THAT THE CHIP OWNS THE CURRENT CYCLE BASE ON THE MEMORY OR IO ADDRESS WHICH HAS BEEN BROADCAST.
LCLK	I	LOCAL CLOCK .IN VL-BUS THIS PIN IS CONNECTED TO THE CPU 1x CLOCK . IN CPU LOCAL BUS INTERFACES IT IS CONNECTED TO THE CPU 1xOR 2xCLOCK .IF THE INPUT IS A 2x CLOCK , THE PROCESSOR RESET SIGNAL MUST BE CONNECTED TO CRESET (PIN23) FOR SYNCHRONIZATION OF THE CLOCK PHASE.

SYMBOL	TYPE	DESCRIPTION
BE0#	I	BYTE ENABLE 0.INDICATES DATA TRANSFER ON D7D0 FOR THE CURRENT CYCLE.
BE1#	I	BYTE ENABLE 1.INDICATES DATA TRANSFER ON D15D8 FOR THE CURRENT CYCLE.
BE2#	I	BYTE ENABLE 2. INDICATES DATA TRANSFER ON D23D16 FOR THE CURRENT CYCLE.
BE3#	I	BYTE ENABLE 3. BE3# INDICATES THAT DATA IS TO BE TRANSFERRED OVER THE DATA BUS ON D31D24 DURING THE CURRENT ACCESS.
A (2:23) A24 A25 A26 A26	I IO IO IO IO	SYSTEM ADDRESS BUS. IN VL-BUS, AND DIRECT CPU INTERFACES ,THE ADDRESS PINS ARE CONNECT DIRECTLY TO THE BUS. ADDRESS INPUTS THROUGH A23 ARE ALWAYS AVAILABLE A24-27 MAY BE OPTIONALLY USED FOR OTHER FUNCTION : IN INTERNAL CLOCK SYNTHESIZER TEST MODE (TS#=0 AT RESET)A24 BECOMES VCLK OUT AND A25 BECOMES MCLK OUT A26 AND A27 MAY BE ALTERNATELY BE USE AS GENERAL PURPOSE IO PINS OR ACTIVITY INDICATOR AND ENABLE BACKLIGHT RESPECTIVELY (SEE PANEL INTERFACE PIN DESCRIPTIONS AND XR5C AND XR72 FOR MORE DETAILS ) IF A26 AND A27 ARE USED AS GPD PINS, THEY MAY BE PROGRAMMED AS 2-PIN CRT MONITOR DDC INTERFACE. EITHER A26 OR A27 MAY ALSO BE USED TO OUTPUT COMPOSITE SYNC. FOR SUPPORT OF AN EXTERNAL NTSC / PAL ENCODER CHIP
D (0:31)	IO	SYSTEM DATA BUS IN 32-BIT CPU LOCAL BUS DESIGNS THESE DATA LINES CONNECT DIRECTLY TO THE PROCESSOR DATA LINES.ON THE VL-BUS THEY CONNECT TO THE CORRESPONDING BUFFERED OR UNBUFFERED DATA SIGNAL. THESE PINS ARE TRISTATED DURING STANDBY MODE

## 5. PIN DESCRIPTIONS OF MAJOR COMPONENTS

### 5.5 C&T F65548 VGA CONTROLLER

SYMBOL	TYPE	DESCRIPTION
RESET#	I	RESET. THIS INPUT IS USED TO BRING SIGNALS AND IN THE CHIP TO A CONSISTENT STATE. ALL OUTPUT FROM THE CHIP ARE TRISTATED OR DRIVEN TO AN INACTIVE STATE
CLK	I	BUS CLOCK. THIS INPUT PROVIDES THE TIMING REFERENCE FOR ALL BUS TRANSACTION.
PAR	IO	PARITY. THIS SIGNAL IS USED TO MAINTAIN EVEN PARITY ACROSS AD0-31 AND C/BE0-3#. PAR IS STABLE AND VALID ONE CLOCK AFTER THE ADDRESS PHASE.
FRAME#	I	CYCLE FRAME. DRIVEN BY THE CURRENT MASTER TO INDICATE THE BEGINNING AND DURATION OF AN ACCESS.
RDY#	I	INITIATOR READY. INDICATE THE TARGET ABILITY TO COMPLETE THE CURRENT DATA PHASE OF THE TRANSACTION.
TRDY#	S/T	TARGET READY. INDICATES THE TARGET'S ABILITY TO COMPLETE THE CURRENT DATA PHASE OF THE TRANSACTION.
STOP#	S/ST	STOP. INDICATES THE CURRENT TARGET IS REQUESTING THE MASTER TO STOP THE CURRENT TRANSACTION
DEVSEL#	S/ST	DEVICE SELECT. INDICATES THE CURRENT TARGET HAS DECODED ITS ADDRESS AS THE TARGET OF THE CURRENT ACCESS.
PERR#	S/T	PARITY ERROR. THIS SIGNAL IS FOR THE REPORTING OF DATA PARITY ERRORS (EXCEPT FOR SPECIAL CYCLE WHERE SERR# IS USED).
SERR#	O	SYSTEM ERROR. USED TO REPORT SYSTEM ERROR WHERE THE RESULT WILL BE CATASTROPHIC (ADDRESS PARITY ERROR, DATA PARITY ERROR FOR SPECIAL CYCLE COMMAND, ETC.)
ROMA (0:17)	O	BDS ROM ADDRESS OUTPUT. SEE MAD8-15 (PIN170-177) FOR BDS ROM DATA INPUT
ROMOE#	O	BDS ROM OUTPUT ENABLE.
AD (00:31)	IO	PCI ADDRESS / DATA BUS

SYMBOL	TYPE	DESCRIPTION
C/BE0#	I	BUS COMMAND / BYTE ENABLES. DURING THE ADDRESS PHASE OF A BUS TRANSACTION, THESE PINS DEFINE THE BUS COMMAND. (SEE LIST BELOW)
DSEL	I	INITIALIZATION DEVICE SELECT. USED AS A CHIP SELECT DURING CONFIGURATION READ AND WRITE TRANSACTION.
AA0 AA1 A22 AA3 AA4 AA5 AA6 AA7 AA8	IO	ADDRESS BUS FOR DRAM SA AND B  PLEASE SEE THE CONFIGURATION TABLE IN THE EXTENDED REGISTER DESCRIPTION SECTION FOR COMPLETE DETAILS ON THE CONFIGURATION OPTION FOR CFG0-8 (XR01 AND XR6C).
CA (0:7) CA8	O	ADDRESS BUS FOR DRAM C CA8 MAY BE CONFIGURED AS VAF C BLANK#OUT
RASA# RASB# RASC#	O	RAS FOR DRAM A RAS FOR DRAM B RAS FOR DRAM C OR COLOR KEY INPUT FROM EXTERNAL PC VIDEO SOURCE.
CASAL# CASA# CASBL# CASBH#	O	CAS FOR THE DRAM A LOWER BYTE CAS FOR THE DRAM A UPPER BYTE CAS FOR THE DRAM B LOWER BYTE CAS FOR THE DRAM B UPPER BYTE
CASCL# CASCH#	IO	DRAM C LOWER BYTE VIDEO IN RED-6 OR VAF C VP14 DRAM C HIGH BYTE VIDEO IN RED-7 OR VAF C VP15
WEA# WEB# WEC#	O	WRITE ENABLE FOR DRAM A WRITE ENABLE FOR DRAM B WRITE ENABLE FOR DRAM C OR VIDEO IN PORT CLK OUT
OEAB# OEC#	O	OUTPUT ENABLE FOR DRAM SA AND B OUTPUT ENABLE FOR DRAM SC OR VAF C VIDEO INPUT CLOCK IF DRAM C NOT USED



## 5. PIN DESCRIPTIONS OF MAJOR COMPONENTS

### 5.5 C&T F65548 VGA CONTROLLER

SYMBOL	TYPE	DESCRIPTION
MAD (0:15)	IO	MEMORY DATA BUS FOR DRAM A (LOWER 512K OF DISPLAY MEMORY)
MBD (0:15)	IO	MEMORY DATA BUS FOR DRAM B (UPPER 512K)
MCD (0:15)	IO	MEMORY DATA BUS FOR DRAM C (FRAME BUFFER)
P (0:15)	O	8,9,12 OR 16-BIT FLAT PANEL DATA OUTPUT. 18-BIT AND 24-BIT PANEL INTERFACES MAY ALSO BE SUPPORTED (SEE CA0-7 FOR P16-23) REFER TO THE TABLE BELOW FOR CONFIGURATIONS FOR VARIOUS PANEL TYPES.
SHFCLK	O	SHIFT CLOCK. PIXEL CLOCK FOR PANEL DATA.
FLM	O	FIRST LINE MARKER. FLAT PANEL EQUIVALENT OF VSYNC.
LP	O	LATCH PULSE. FLAT PANEL EQUIVALENT OF HSYNC.
M	O	M SIGNAL FOR PANEL AC DRIVE CONTROL (MAY ALSO BE CALLED ACCLK). MAY ALSO BE CONFIGURED AS BLANK# OR AS DISPLAY ENABLE (DE) FOR TFT PANEL.
ENAVDD ENAVEE	O	POWER SEQUENCING CONTROLS FOR PANEL DRIVER ELECTRONICS VOLTAGE VDD AND PANEL LCD BIAS VOLTAGE VEE.
ACTI ENBKL	IO	ACTIVITY INDICATOR AND ENABLE BACKLIGHT OUTPUT. MAY BE CONFIGURED FOR OTHER FUNCTIONS.
HSYNC	O	CRT HORIZONTAL SYNC (POLARITY IS PROGRAMABLE) OR "COMPOSITE SYNC" FOR SUPPORT OF VARIOUS EXTERNAL NTSC / PAL ENCODER CHIP (SEE ALSO XR27)
VSYNC	O	CRT VERTICAL SYNC (POLARITY IS PROGRAMABLE) OR "VSYNC INTERVAL" FOR SUPPORT OF VARIOUS EXTERNAL NTSC / PAL ENCODER CHIP (SEE ALSO XR27)
RED GREEN BLUE	O	CRT ANALOG VIDEO OUTPUT FROM THE INTERNAL COLOR PALETTE DAC.
RSET	I	SET POINT RESISTOR FOR THE INTERNAL COLOR PALETTE DAC.
AVCC AVGND		ANALOG POWER AND GROUND PINS FOR NOISE ISOLATION FOR THE INTERNAL COLOR PALETTE DAC.
XTALI	I	CRYSTAL IN. THIS PINS SERVES AS THE INPUT FOR AN EXTERNAL REFERENCE OSCILLATOR (USUALLY 14.31818 MHZ)

SYMBOL	TYPE	DESCRIPTION
CVCC0 CGND0 CVCC1 CGND1		ANALOG POWER AND GROUND PINS FOR NOISE ISOLATION FOR THE INTERNAL COLOR SYNTHESIZER. MUST BE THE SAME AS VCC FOR INTERNAL LOGIC.
32KHZ	I	CLOCK INPUT FOR REFRESH OF NON-SELF-REFRESH DRAMS AND PANEL POWER SEQUENCING.
STNDBY#	I	STANDBY CONTROL PIN. PULLING THIS PIN TO GROUND PLACES THE 65548 IN STANDBY MODE.
VCC GND		POWER /GROUND (INTERNAL LOGIC). 5V±10% OR 3.3V±0.3V NOTE THAT THIS VOLTAGE MUST BE THE SAME AS CVCC (VOLTAGE FOR INTERNAL CLOCK SYNTHESIZER)
BVC BGND BGND		POWER /GROUND (BUS INTERFACE). 5V±10% OR 3.3V±0.3V
BVC BGND BGND		
DVCC DGND DGND		POWER /GROUND (DISPLAY INTERFACE). 5V±10% OR 3.3V±0.3V
MVCCA MGND A		POWER /GROUND (MEMORY INTERFACE A). 5V±10% OR 3.3V±0.3V.
MVCCA MGND A		POWER /GROUND (MEMORY INTERFACE B). 5V±10% OR 3.3V±0.3V.
MVCCA MGND A		POWER /GROUND (MEMORY INTERFACE C). 5V±10% OR 3.3V±0.3V.

# 5023 N/B MAINTENANCE


## 5. PIN DESCRIPTIONS OF MAJOR COMPONENTS

### 5.6 PC87C334 SUPER I/O CONTROLLER.

SYM BOL	TYPE	DESCRIPTION
3F3RD	O	3F3 READ
ADRATE0,1	O	ADDITIONAL DATA RATE0,1
A10-A0	I	ADDRESS
ACK	I	ACKNOWLEDGE
AFD	I	AUTOMATIC FEED XT
AEN	I	ADDRESS ENABLE
ASTRB	O	ADDRESS STROBE
BARDR0,1	I	BASE ADDRESS
BOUT1,2	O	BAUD OUTPUT
BUSY	I	BUSY
CFG0-4	I	DEFAULT CONFIGURATION
CLK48	I	CLOCK 48.
CTS1,2	I	CLEAR TO SEND.
D7-D0	IO	DATA.
DCD1,2	I	DATA CARRIER DETECT.
DENSEL	O	DENSITY SELECT.
DR	O	DIRECTION
DR0,1	O	DRIVE SELECT 0,1
DRATE0,1	O	DATA RATE 0,1
DRID0,1	I	DRIVE ID
DRV2	I	DRIVE2
DR23	I	DRIVE 2 OR 3
DSKCHG	I	DISK CHANGE
DSR1,2	I	DATA SET READY.
DSTRB	O	DATA STROBE.
DTR1,2	O	DATA TERMINAL READY.
ERR	I	ERROR
FDACK	I	DMA ACKNOWLEDGE
FDRQ	O	DMA REQUEST
HCS0	O	HARD DRIVE CHIP SELECT 0.
HCS1	O	HARD DRIVE CHIP SELECT 1.
HDSSEL	O	HEAD SELECT.
DEACK		DE DMA ACKNOWLEDGE.
DED7	IO	DEBIT 7.
DEHI	O	DEHIGH BYTE.
DELO	O	DELOW BYTE.
DENT	I	DENTITY.
DLE	O	DLE.
DCHRDY	O	IO CHANNEL READY.
NDEX	O	NDEX.
NT	IO	NITIALZE.
DCS16	I	R CHIP SELECT 16-BIT

SYM BOL	TYPE	DESCRIPTION
RO3,4	O	INTERRUPT 3 AND 4.
RQ5	IO	INTERRUPT 5
RQ6	O	INTERRUPT 6
RQ7	IO	INTERRUPT 7
RRX	I	INFRARED RECEIVE.
RTX	O	INFRARED TRANSMIT.
MR	I	MASTER RESET.
MMF	IO	MMF.
MTR0,1	O	MOTOR SELECT 0,1.
MSEN0,1	I	MEDIA SENSE.
PD	O	POWER DOWN.
PD0-7	IO	PARALLEL PORT DATA.
PBACK	I	PRINTER DMA REQUEST.
PWDN	I	POWER DOWN.
PE	I	PAPER END.
PNF	I	PRINTER NOT FLOPPY.
RD	I	READ.
RDATA	I	READ DATA.
RIL,2	I	RING INDICATOR.
RTS1,2	O	REQUEST TO SENT.
SN1,2	I	SERIAL INPUT.
SLCT	I	SELECT.
SLN	IO	SELECT INPUT.
SOUT1,2	O	SERIAL OUTPUT.
STB	IO	DATA STROBE.
STEP	O	STEP.
TC	I	TERMINAL COUNT.
TRK0	I	TRACK 0.
VDDBC		POWER SUPPLY.
VLD0,1	I	VALID DATA.
VSSB-E		GROUND.
WAIT	I	WAIT.
WR	I	WRITE.
WDATA	O	WRITE DATA.
WGATE	O	WRITE GATE.
WP	I	WRITE PROTECT.
WRITE	O	WRITE STROBE.
X1OSC	I	CRYSTAL/CLOCK.
X2	O	CRYSTAL2.
ZWS	O	ZERO WAIT STATE.

## 6. SWITCH SETTING



**NOTE: TO ACCESS THE SWITCH, REMOVE THE KEYBOARD AND SHIELD PLATE.**

CPU TYPE	SW 2							
	1	2	3	4	5	6	7	8
INTEL P54LM -75	OFF	OFF	OFF	OFF	OFF	ON	ON	ON
INTEL P54LM 90	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON
INTEL P54LM -100	OFF	OFF	OFF	OFF	OFF	ON	OFF	ON

## 5023 N/B MAINTENANCE

### 7. SYSTEM VIEW AND DISASSEMBLY


7.1	—	SYSTEM VIEW
7.2	—	BATTERY PACK
7.3	—	KEYBOARD
7.4	—	DIMM
7.5	—	CPU
7.6	—	HARD DISK
7.7	—	CHASSIS SECTION
7.8	—	FLOPPY DISK DRIVE
7.9	—	DC/AC BOARD
7.10	—	DC/DC BOARD
7.11	—	SPEAKER
7.12	—	SYSTEM BOARD
7.13	—	LCD



# 5023 N/B MAINTENANCE


## 7.1 SYSTEM VIEW

1. POWER CONNECTOR.
2. PC CARD SLOT.
3. BATTERY PACK.
4. TOP COVER LATCHES.



**FIGURE 7-1. FRONT AND LEFT SIDE VIEWS**

1. HARD DISK DRIVER COVER.
2. 3.5-INCH FLOPPY DISK DRIVE.
3. SIR PORT (COM2).
4. VOLUME CONTROL.
5. MIC IN CONNECTOR.
6. SPEAKER CONNECTOR.
7. LINE IN CONNECTOR.
8. AUXILIARY DEVICE PORT.
9. VIDEO PORT.
10. PARALLEL PORT.



**FIGURE 7-2. REAR AND RIGHT SIDE VIEWS**

# 5023 N/B MAINTENANCE


## 7.2 BATTERY PACK

### DISASSEMBLY

1. PLACE THE COMPUTER UPSIDE DOWN.
2. RELEASE THE BATTERY PACK'S LATCH BY SLIDING IT AWAY FROM THE BATTERY PACK (FIGURE 7-3 ARROW A).
3. LIFT THE BATTERY PACK OUT OF ITS COMPARTMENT (FIGURE 7-3 ARROW B).

### REASSEMBLY

1. REPLACE THE BATTERY PACK BACK INTO ITS COMPARTMENT.
2. SLIDE THE LATCH TOWARD THE BATTERY PACK TO LOCK IT INTO POSITION.



**FIGURE 7-3. BATTERY PACK DISASSEMBLY/REASSEMBLY**



# 5023 N/B MAINTENANCE

## 7.3 KEYBOARD

### DISASSEMBLY

1. OPEN THE TOP COVER OF THE NOTEBOOK.
2. SLIDE THE TWO KEYBOARD LATCHES INWARD (FIGURE 7-4 ARROW A).
3. LEVER UP THE SMALL TABS (FIGURE 7-4 ARROW B) AND DETACH THE KEYBOARD.
4. REMOVE ONE SCREW (FIGURE 7-4 #1) AND REMOVE THE SHIELD PLATE BY PUCHING THE THREE TABS (FIGURE 7-4 #2) DOWNWARD AND LIFTING UP.
5. UNPLUG THE TWO KEYBOARD CABLES (FIGURE 7-4 #3).

### REASSEMBLY

1. RECONNECT THE TWO KEYBOARD CABLES (FIGURE 7-4 #1).
2. FIT THE SHIELD PLATE BACK INTO PLACE AND SECURE WITH ONE SCREW (FIGURE 7-4 #1).
3. INSERT THE THREE BOTTOM HOOKS (FIGURE 7-4 #3) TO THE NOTEBOOK CHASSIS AT AN ANGLE AND THEN LAY DOWN THE KEYBOARD.
4. SLIDE THE TWO KEYBOARD LATCHES OUTWARD TO LOCK THE KEYBOARD IN POSITION.





FIGURE 7-4. KEYBOARD DISASSEMBLY/REASSEMBLY

# 5023 N/B MAINTENANCE

## 7.4 DIMM

### DISASSEMBLY

1. PLACE THE NOTEBOOK UPSIDE DOWN.
2. REMOVE THE ACCESS COVER FOR DIMM 0 AND DIMM 1.
3. TO REMOVE THE DIMM, FIRST FORCE THE TWO RETAINING CLIPS OUTWARD (FIGURE 7-5 ARROW A) SO THAT THE DIMM COMES LOOSE, THEN PULL OUT THE DIMM (FIGURE 7-5 ARROW B).

### REASSEMBLY

1. TO INSTALL THE DIMM, ALIGN THE DIMM'S NOTCHED END WITH THE SOCKET'S CORRESPONDING END AND FIRMLY INSERT THE DIMM INTO THE SOCKET AT AN ANGLE. THEN PUSH DOWN UNTIL THE RETAINING CLIPS LOCK THE DIMM INTO POSITION.
2. REPLACE THE ACCESS COVER.





FIGURE 7-5. MEMORY MODULE DISASSEMBLY/REASSEMBLY



# 5023 N/B MAINTENANCE


## 7.5 CPU

### DISASSEMBLY


1. DETACH THE KEYBOARD WITHOUT UNPLUGGING THE KEYBOARD CABLES. (SEE SECTION 7.3 DISASSEMBLY STEPS 1 TO 4).
2. USE AN EXTRACTION TOOL TO REMOVE THE CPU.

### REASSEMBLY

1. INSTALL THE CPU.
2. REPLACE THE KEYBOARD. (SEE SECTION 7-3 REASSEMBLY STEPS 2 TO 4).



**FIGURE 7-6. CPU DISASSEMBLY/REASSEMBLY**



# 5023 N/B MAINTENANCE

## 7.6 HARD DISK

### DISASSEMBLY

1. PLACE THE NOTEBOOK UPSIDE DOWN.
2. REMOVE THE TWO SCREWS (FIGURE 7-7 #1) FROM THE HARD DISK ACCESS COVER.
3. REMOVE THE ACCESS COVER BY PRESSING IN THE COVER SIDE (FIGURE 7-7 ARROW A).
4. UNPLUG THE HARD DISK CABLE.
5. SLIDE THE HARD DISK OUT OF THE COMPARTMENT.

### REASSEMBLY

1. SLIDE THE HARD DISK INTO ITS COMPARTMENT.
2. RECONNECT THE HARD DISK CABLE.
3. REPLACE THE ACCESS COVER AND SECURE WITH TWO SCREWS (FIGURE 7-7 #1).




FIGURE 7-7. HARD DISK DISASSEMBLY/REASSEMBLY



# 5023 N/B MAINTENANCE

## 7.7 CHASSIS SECTION

### DISASSEMBLY

1. REMOVE THE BATTERY PACK. (SEE SECTION 7-2 DISASSEMBLY).
2. REMOVE THE KEYBOARD. (SEE SECTION 7-3 DISASSEMBLY).
3. PUT THE NOTEBOOK UPSIDE DOWN. REMOVE THE TWO SCREWS (FIGURE 7-8 #1) FROM THE BATTERY PACK COMPARTMENT.
4. REMOVE THE SEVEN BOTTOM SCREWS (FIGURE 7-8 #2).
5. UNPLUG THE CABLES BETWEEN THE NOTEBOOK BODY AND THE AHASSIS SECTION.
6. SEPARATE THE CHASSIS FROM THE NOTEBOOK BODY.

### REASSEMBLY

1. PUT THE CHASSIS UPRIGHT. RECONNECT THE CONNECTORS FROM THE NOTEBOOK BODY TO THE CHASSIS SECTION.
2. ALIGN THE NOTEBOOK BODY WITH THE CHASSIS BY FIRST ALIGNING THE POWER BUTTON AND SUSPEND BUTTON WITH THE CORRESPONDING OPENING. THEN FIX THE NOTEBOOK BODY AND CHASSIS TOGETHER. BE CAREFUL NOT TO LEAVE ANY CABLES OUTSIDE.
3. CAREFULLY PLACE THE NOTEBOOK UPSIDE DOWN. REPLACE THE NINE SCREWS (FIGURE 7-8 #1).
4. REPLACE THE KEYBOARD. (SEE SECTION 7-3 REASSEMBLY).
5. REPLACE THE BATTERY PACK. (SEE SECTION 7-2 REASSEMBLY).




FIGURE 7-8. CHASSIS SECTION DISASSEMBLY/REASSEMBLY

# 5023 N/B MAINTENANCE

## 7.8 FLOPPY DISK DRIVE

### DISASSEMBLY

1. SEPARATE THE CHASSIA SECTION FROM THE NETEBOOK BODY. (SEE SECTION 7.7 DISASSEMBLY).
2. UNPLUG THE AUDIO CABLE (FIGURE 7-9 #1) AND MICROPHONE CABLE (FIGURE 7-9 #2).
3. REMOVE THE TAPES THAT ATTACH THE AUDIO AND MICROPHONE CABLE TO THE FLOPPY DISK DRIVE.
4. UNPLUG THE FLOPPY DISK DRIVE DATA CABLE (FIGURE 7-9 #3).
5. TO REMOVE THE FLOPPY DISK DRIVE, FIRST LIFT UP ITS END (FIGURE 7-9 ARROW A) TO UNLOCK AND THEN SLIDE IT OUT OF ITS COMPARTMENT (FIGURE 7-9 ARROW B).

### REASSEMBLY

1. TO REPLACE THE FLOPPY DISK DRIVE, FIRST SLIDE IT ALL THE WAY INTO THE COMPARTMENT WITH ITS END LIFTED AND THEN PRESS DOWN THE END TO LOCK THE DISK DRIVE INTO PLACE.
2. RECONNECT THE DATA CALE (FIGURE 7-9 #3).
3. RECONNECT THE AUDIO CABLE (FIGURE 7-9 #1) AND THE MICROPHONE CABLE (FIGURE 7-9 #2). FIT THE CABLES TO THE CORRESPONDING NOTCHES (FIGURE 7-9 #4).
4. REPLACE THE TAPES.
5. REPLACE THE CHASSIS. (SEE SECTION 7.7 REASSEMBLY).




FIGURE 7-9. FLOPPY DISK DRIVE DISASSEMBLY/REASSEMBLY

# 5023 N/B MAINTENANCE

## 7.9 DC/AC BOARD

### DISASSEMBLY

1. SEPARATE THE CHASSIS SECTION FROM THE NOTEBOOK BODY. (SEE SECTION 7.7 DISASSEMBLY).
2. UNPLUG THE TWO CABLES FROM THE DC/AC BOARD.
3. REMOVE ONE SCREW (FIGURE 7-10 #1) AND LIFT THE DC/AC BOARD FREE.

### REASSEMBLY

1. FIX THE DC/AC BOARD INTO PLACE AND REPLACE THE SCREW (FIGURE 7-10 #1).
2. RECONNECT THE TWO CABLES.
3. REPLACE THE CHASSIS. (SEE SECTION 7.7 REASSEMBLY).




FIGURE 7-10. DC/AC BOARD DISASSEMBLY/REASSEMBLY



# 5023 N/B MAINTENANCE

## 7.10 DC/DC BOARD

### DISASSEMBLY

1. SEPARATE THE CHASSIS SECTION FROM THE NOTEBOOK BODY. (SEE SECTION 7.7 DISASSEMBLY).
2. LIFT ONE END OF THE SHIELD PLATE (FIGURE 7-11 ARROW).
3. UNPLUG THE CABLE (FIGURE 7-11 #1) FROM THE DC/DC BOARD.
4. REMOVE ONE SCREW (FIGURE 7-11 #2) AND LIFT THE DC/DC BOARD DREE.

### REASSEMBLY

1. FIX THE DC/DC BOARD INTO PLACE AND REPLACE THE SCREW (FIGURE 7-11 #2).
2. RECONNECT THE CABLE (FIGURE 7-11 #1).
3. REPLACE THE SHIELD PLATE.
4. REPLACE THE CHASSIS. (SEE SECTION 7-7 REASSEMBLY).




FIGURE 7-11. DC/DCBOARD DISASSEMBLY/REASSEMBLY



# 5023 N/B MAINTENANCE

## 7.11 SPEAKER

### DISASSEMBLY

1. SEPARATE THE CHASSIS SECTION FROM THE NOTEBOOK BODY. (SEE SECTION 7.7 DISASSEMBLY).
2. UNPLUG THE SPEAKER CABLE (FIGURE 7-12 #1).
3. REMOVE THE SPEAKER BY PULLING IT OFF THE CHASSIS.

### REASSEMBLY

1. ALIGN THE SPEAKER WITH ITS SEAT IN THE WAY THAT THE METAL PARTS ON THE BOTTOM OF THE SPEAKER CONTAINING THE CABLE ENDS FACE THE RIGHT. THE PURPOSE IS TO AVOID THE METAL PARTS CONTACT WITH THE PLASTIC SURFACE OF THE CHASSIS. THEN, ATTACH THE SPEAKER TO ITS SEAT WITH THE TAPE PROVIDED.
2. FIX THE CABLE IN THE FOLDS (FIGURE 7-12 #2) AND RECONNECT THE CABLE (FIGURE 7-12 #1).
3. REPLACE THE CHASSIS. (SEE SECTION 7.7 REASSEMBLY).




FIGURE 7-12. SPEAKER DISASSEMBLY/REASSEMBLY



# **5023 N/B MAINTENANCE**


## **7.12 SYSTEM BOARD**

### **DISASSEMBLY**

1. REMOVE THE HARD DISK DRIVE. (SEE SECTION 7.6 DISASSEMBLY).
2. SEPARATE THE CHASSIS SECTION FROM THE NOTEBOOK BODY. (SEE SECTION 7.7 DISASSEMBLY).
3. REMOVE THE DC/DC BOARD. (SEE SECTION 7.10 DISASSEMBLY).
4. REMOVE THE DC/AC BOARD. (SEE SECTION 7.9 DISASSEMBLY).
5. UNPLUG ALL CONNECTORS FROM THE SYSTEM BOARD.
6. REMOVE ONE SCREW (FIGURE 7-13 #1) FROM THE SYSTEM BOARD.
7. LIFT THE SYSTEM BOARD FREE.

### **REASSEMBLY**

1. ALIGN THE SYSTEM BOARD WITH THE CHASSIS AND REPLACE THE SCREW (FIGURE 7-13 #1).
2. RECONNECT ALL CONNECTORS.
3. REPLACE THE DC/AC BOARD. (SEE SECTION 7.9 REASSEMBLY).
4. REPLACE THE DC/DC BOARD. (SEE SECTION 7.10 REASSEMBLY).
5. REPLACE THE CHASSIS. (SEE SECTION 7.7 REASSEMBLY).
6. REPLACE THE HARD DISK DRIVE. (SEE SECTION 7.6 REASSEMBLY).



**FIGURE 7-13. SYSTEM BOARD DISASSEMBLY/REASSEMBLY**



# 5023 N/B MAINTENANCE

## 7.13 LCD

### DISASSEMBLY

1. REMOVE THE HINGE COVERS BY INSERTING A FLAT SCREWDRIVER TO FORCE THEM OUT (FIGURE 7-14 ARROW).
2. OPEN THE LCD/COVER.
3. REMOVE THE FOUR SCREWS (FIGURE 7-14 #1) UNDER THE HINGE COVERS AND THE TWO SCREWS UNDER THE RUBBER CUSHIONS (FIGURE 7-14 #2).
4. CLOSE THE LCD/COVER AND SEPARATE THE LCD HOUSING FROM THE LCD.
5. UNPLUG ALL CONNECTORS FROM THE LCD.
6. REMOVE THE FOUR SCREWS (FIGURE 7-14 #3) SECURING THE LCD TO THE LCD PANEL AND LIFT THE LCD FREE.

### REASSEMBLY

1. ALIGN THE LCD WITH THE LCD PANEL AND SECURE WITH FOUR SCREWS (FIGURE 7-14 #3).
2. RECONNECT ALL THE CABLES.
3. ALIGN AND FIX THE LCD HOUSING INTO PLACE.
4. REPLACE THE SIX SCREWS (FIGURE 7-14 #1 & #2).
5. CLOSE THE LCD/COVER.
6. REPLACE THE TWO HINGE COVERS.




FIGURE 7-14. LCD DISASSEMBLY/REASSEMBLY


## 8. MAINTENANCE DIAGNOSTICS

### 8.1 INTRODUCTION

**EACH TIME THE COMPUTER IS TURNED ON, THE SYSTEM BIOS RUNS A SERIES OF INTERNAL CHECKS ON THE HARDWARE. THIS POWER-ON SELF TEST (POST) ALLOWS THE COMPUTER TO DETECT PROBLEMS AS EARLY AS THE POWER-ON STAGE. ERROR MESSAGES OF POST CAN ALERT YOU TO THE PROBLEMS OF YOUR COMPUTER.**

**IF AN ERROR IS DETECTED DURING THESE TESTS, YOU WILL SEE AN ERROR MESSAGE DISPLAYED ON THE SCREEN. IF THE ERROR OCCURS BEFORE THE DISPLAY IS INITIALIZED, THEN THE SCREEN CANNOT DISPLAY THE ERROR MESSAGE. ERROR CODES OR SYSTEM BEEPS ARE USED TO IDENTIFY A POST ERROR THAT OCCURS WHEN THE SCREEN IS NOT AVAILABLE.**

**THE VALUE FOR THE DIAGNOSTIC PORT (378H) IS WRITTEN AT THE BEGINNING OF THE TEST. THEREFORE, IF THE TEST FAILED, THE USER CAN DETERMINE WHERE THE PROBLEM OCCURRED BY READING THE LAST VALUE WRITTEN TO PORT 378H BY THE PIO DEBUG BOARD PLUG AT PIO PORT.**



# 5023 N/B MAINTENANCE

## 8. MAINTENANCE DIAGNOSTICS

### 8.2 ERROR CODES

**FOLLOWING IS A LIST OF ERROR CODES IN SEQUENCE DISPLAY ON THE PIO DEBUG BOARD.**

CODE	BEEP	DESCRIPTION
02		VERIFY REAL MODE
04		GET PCU TYPE
06		INITIALIZE SYSTEM HARDWARE
08		INITIALIZE CHIPSET REGISTERS WITH INITIAL POST VALUES
09		SET POST FLAG
0A		INITIALIZE CPU REGISTERS
0C		INITIALIZE CACHE TO INITIAL POST VALUES
0E		INITIALIZE IO
0F		INITIALIZE THE LOCAL BUS IDE
10		INITIALIZE POWER MANAGEMENT
11		LOAD ALTERNATE REGISTERS WITH INITIAL POST VALUES
12		JUMP TO USERPATCH0
14		INITIALIZE KEYBOARD CONTROLLER
16	2-2-3	BDS ROM CHECKSUM
18		8254 TIMER INITIALIZATION
1A		8237 DMA CONTROLLER INITIALIZATION
1C		RESET PROGRAMMABLE INTERRUPT CONTROLLER
20	3-1-1	TEST DRAM REFRESH
22	3-1-3	TEST 8742 KEYBOARD CONTROLLER
24		SET ES SEGMENT REGISTER TO 4GB
28		AUTOSIZE DRAM
2A		CLEAR 512K BASE RAM
2C	3-4-1	TEST 512K BASE ADDRESS LINES
2E	3-4-3	TEST 512K BASE MEMORY
32		TEST CPU BUS-CLOCK FREQUENCY
34		TEST CMOS RAM
35		INITIALIZE ALTERNATE CHIPSET REGISTERS.
37		REINITIALIZE THE CHIPSET (MB ONLY)
38		SHADOW SYSTEM BIOS ROM
39		REINITIALIZE THE CACHE (MB ONLY)

CODE	BEEP	DESCRIPTION
3A		AUTOSIZE CACHE
3C		CONFIGURE ADVANCED CHIPSET REGISTERS
3D		LOAD ALTERNATE REGISTERS WITH CMOS VALUES
40		SET INITIAL CPU SPEED
42		INITIALIZE INTERRUPT VECTORS
44		INITIALIZE BIOS INTERRUPTS
46	2-1-2-3	CHECK ROM COPYRIGHT NOTICE
47		INITIALIZE MANAGER FOR PCIOPTION ROMS
48		CHECK VIDEO CONFIGURATION AGAINST CMOS
49		INITIALIZE PCIBUS AND DEVICES
4A		INITIALIZE ALL VIDEO ADAPTER IN SYSTEM
4C		SHADOW VIDEO BIOS ROM
4E		DISPLAY COPYRIGHT NOTICE
50		DISPLAY CPU TYPE AND SPEED.
51		INITIALIZE EISA BOARD.
52		TEST KEYBOARD
54		SET KEY CLICK IF ENABLED.
56		ENABLED KEYBOARD.
58	2-2-3-1	TEST FOR UNEXPECTED INTERRUPT
5A		DISPLAY PROMPT "PRESS F2 TO ENTER SETUP"
5C		TEST RAM BETWEEN 512 AND 640KB
60		TEST EXTENDED MEMORY.
62		TEST EXTENDED MEMORY ADDRESS LINES
64		JUMP TO USERPATCH1
66		CONFIGURE ADVANCED CACHER REGISTERS
68		ENABLE EXTERNAL AND CPU CACHES
6A		DISPLAY EXTERNAL CACHE SIZE
6C		DISPLAY SHADOW MESSAGE
6E		DISPLAY NON-DISPOSABLE SEGMENTS
70		DISPLAY ERROR MESSAGES

(TO BE CONTINUED)

## 8. MAINTENANCE DIAGNOSTICS

CODE	BEEP	DESCRIPTION
72		CHECK FOR CONFIGURATION ERRORS
74		TEST REAL-TIME CLOCK
76		CHECK FOR KEYBOARD ERRORS
7C		SET UP HARDWARE INTERRUPT VECTORS
7E		TEST COPROCESSOR IF PRESENT
80		DISABLE ONBOARD I/O PORTS
82		DETECT AND INSTALL EXTERNAL RS232 PROTS
84		DETECT AND INSTALL EXTERNAL PARALLEL PROTS
86		RE-INITIALIZE ONBOARD I/O PORTS
88		INITIALIZE BIOS DATA AREA
8A		INITIALIZE EXTENDED BIOS DATA AREA
8C		INITIALIZE FLOPPY CONTROLLER
90		INITIALIZE HARD-DISK CONTROLLER
91		INITIALIZE LOCAL-BUS HARD-DISK CONTROLLER
92		JUMP TO USERPATCH2
93		BUILD MPTABL FOR MULTI-PROCESSOR BOARDS
94		DISABLE A20 ADDRESS LINE
96		CLEAR HUGE ES SEGMENT REGISTER
98		SEARCH FOR OPTION ROMS
9A		SHADOW OPTION ROMS
9C		SET UP POWER MANAGEMENT
9E		ENABLE HARDWARE INTERRUPTS
A0		SET TIME OF DAY
A2		CHECK KEY CLOCK
A4		INITIALIZE SYSTEM RATE
A8		ERASE F2 PROMPT
AA		SCAN FOR F2 KEY STROKE
AC		ENTER SETUP
AE		CLEAR IN-POST FLAG
B0		CHECK FOR ERRORS

CODE	BEEP	DESCRIPTION
B2		POST DONE-PREPARE TO BOOT OPERATING SYSTEM
B4		ONE BEEP
B6		CHECK PASSWORD (OPTIONAL)
B8		CLEAR GLOBAL DESCRIPTOR TABLE
BC		CLEAR PARITY CHECKERS
BE		CLEAR SCREEN (OPTION)
BF		CHECK VIRUS AND BACKUP REMINDERS
C0		TRY TO BOOT WITH INT19
D0		INTERRUPT HANDLER ERROR
D2		UNKNOWN INTERRUPT ERROR
D4		PENDING INTERRUPT ERROR
D6		INITIALIZE OPTION ERROR
D8		SHUTDOWN ERROR
DA		EXTENDED BLOCK MOVE
DC		SHUTDOWN I/O ERROR
		THE FOLLOWING ARE FOR BOOT BLOCK IN FLASH ROM
E2		INITIALIZE THE CHIPSET
E3		INITIALIZE REFRESH COUNTER
E4		CHECK FOR FORCED FLASH
E5		CHECK HW STATUS OF ROM
E6		BIOS ROM IS OK
E7		DO A COMPLETE RAM TEST
E8		DO OEM INITIALIZATION
E9		INITIALIZE INTERRUPT CONTROLLER/READ IN THE BOOTSTRAP CODE
EA		READ IN THE BOOTSTRAP CODE
EB		INITIALIZE ALL VECTORS
EC		BOOT THE FLASH PROGRAM
ED		INITIALIZE THE BOOT DEVICE
EE		BOOT CODE WAS READ OK

## 8. MAINTENANCE DIAGNOSTICS


### 8.3 PIO PORT (378H) DIAGNOSTIC TOOLS

#### A. PARTS USED:

■ LED	* 8
■ RESISTOR ARRAY, 10PIN, 150 OHM	* 1
■ PIO CONNECTOR	* 1

#### B. CIRCUIT:

PIN1 : STROBE	↔	PIN 13 : SLCT
PIN10: ACK#	↔	PIN 16 : INT#
PIN11: BUSY	↔	PIN 17 : SELIN#
PIN12: PTERR	↔	PIN 14 : AUTOFD#
PIN{9:2}: PD{7:0}		



## **9. TROUBLE SHOOTING**

**9.1 NO POWER**

**9.2 NO DISPLAY**

**9.3 VGA CONTROLLER FAILURE**

**9.4 LCD NO DISPLAY**

**9.5 EXTERNAL MONITOR NO DISPLAY**

**9.6 MEMORY TEST ERROR**

**9.7 KEYBOARD TEST ERROR**

**9.8 TRACK PAD/BALL TEST ERROR**

**9.9 DISKETTE DRIVE TEST ERROR**

**9.10 HARD DRIVE OR CD-ROM TEST ERROR**

**9.11 CMOS TEST ERROR**

**9.12 SIO PORT TEST ERROR**

**9.13 PIO PORT TEST ERROR**

**9.14 BATTERY RE-CHARGE FAILURE**




# 5023 N/B MAINTENANCE

## 9.1 NO POWER

### SYMPTOM:

WHEN THE POWER BUTTON IS PRESSED, NOTHING HAPPENS, POWER INDICATOR IS NOT LIGHT UP.




# 5023 N/B MAINTENANCE

## 9.1 NO POWER

**SYMPTOM:**

**WHEN THE POWER BUTTON IS PRESSED, NOTHING HAPPENS, POWER INDICATOR IS NOT LIGHT UP.**






# 5023 N/B MAINTENANCE

## 9.2 NO DISPLAY (SYSTEM FAILURE)

**SYMPTOM:**

**THERE IS NO DISPLAY ON BOTH LCD AND MONITOR AFTER POWER ON ALTHOUGH THE LCD AND MONITOR ARE KNOWN-GOOD.**




# 5023 N/B MAINTENANCE

## 9.2 NO DISPLAY (SYSTEM FAILURE)



### SYMPTOM:

THERE IS NO DISPLAY ON BOTH LCD AND MONITOR AFTER POWER ON ALTHOUGH THE LCD AND MONITOR ARE KNOWN-GOOD.



## 9.2 NO DISPLAY (SYSTEM FAILURE)

\*\*\*\*\*CLOCK AND RESET CIRCUIT CHECKING\*\*\*\*\*




# 5023 N/B MAINTENANCE

## 9.3 VGA CONTROLLER FAILURE

### SYMPTOM:


THERE IS NO DISPLAY ON BOTH LCD AND MONITOR ALTHOUGH POWER-ON-SELF-TEST IS PASSED.



## 9.3 VGA CONTROLLER FAILURE

### SYMPTOM:

THERE IS NO DISPLAY ON BOTH LCD AND MONITOR ALTHOUGH POWER-ON-SELF-TEST IS PASSED.




# 5023 N/B MAINTENANCE

## 9.4 LCD NO DISPLAY OR PICTURE ABNORMAL

**SYMPTOM:**

**THE LCD SHOWS NOTHING OR ABNORMAL PICTURE, BUT THE DISPLY ON EXTERNAL MONITOR IS OK.**




# 5023 N/B MAINTENANCE

## 9.4 LCD NO DISPLAY OR PICTURE ABNORMAL

### SYMPTOM:

THE LCD SHOWS NOTHING OR ABNORMAL PICTURE, BUT THE DISPLY ON EXTERNAL MONITOR IS OK.




# 5023 N/B MAINTENANCE

## 9.5 EXTERNAL MONITOR NO DISPLAY OR COLOR ABNORMAL

**SYMPTOM:**

**THE CRT MONITOR SHOWS NOTHING OR ABNORMAL COLOR, BUT THE DISPLAY ON LCD IS OK.**






# 5023 N/B MAINTENANCE

## 9.5 EXTERNAL MONITOR NO DISPLAY OR COLOR ABNORMAL

### SYMPTOM:

THE CRT MONITOR SHOWS NOTHING OR ABNORMAL COLOR, BUT THE DISPLAY ON LCD IS OK.




# 5023 N/B MAINTENANCE

## 9.6 MEMORY TEST ERROR

### SYMPTOM:


PIO DEBUG BOARD SHOWS THE PORT 378H ERROR CODE IS STOPPED AT 20H, 2CH, 2EH OR MEMORY EXTENSION FAILURE.



## 9.6 MEMORY TEST ERROR

### SYMPTOM:

PIO DEBUG BOARD SHOWS THE PORT 378H ERROR CODE IS STOPPED AT 20H, 2CH, 2EH OR MEMORY EXTENSION FAILURE.




## 5023 N/B MAINTENANCE

### 9.7 KEYBOARD TEST ERROR (INCLUDING EXTERNAL KEYBOARD & PS/2 MOUSE)

#### SYMPTOM:

1. ERROR MESSAGE OF KEYBOARD FAILURE IS SHOWN OR ANY KEY DOESN T WORK.
2. PIO DEBUG BOARD SHOWS THE PORT **378H** ERROR CODE IS STOPPED AT **22H**




# 5023 N/B MAINTENANCE

## 9.7 KEYBOARD TEST ERROR (INCLUDING EXTERNAL KEYBOARD & PS/2 MOUSE)

### SYMPTOM:


1. ERROR MESSAGE OF KEYBOARD FAILURE IS SHOWN OR ANY KEY DOESN T WORK.
2. PIO DEBUG BOARD SHOWS THE PORT **378H** ERROR CODE IS STOPPED AT **22H**



## 9.8 TOUCH-PAD TEST ERROR

**SYMPTOM:**


**FAILURE OCCURS WHEN THE TOUCH-PAD IS ENABLED.**



## 9.8 TOUCH-PAD TEST ERROR

### SYMPTOM:

FAILURE OCCURS WHEN THE TOUCH-PAD IS ENABLED.




# 5023 N/B MAINTENANCE

## 9.9 DISKETTE DRIVE TEST ERROR

SYMPTOM:

FAILURE OCCURS WHILE LOADING DATA FROM DISK TO SYSTEM.






## 9.9 DISKETTE DRIVE TEST ERROR

### SYMPTOM:

FAILURE OCCURS WHILE LOADING DATA FROM DISK TO SYSTEM.




# 5023 N/B MAINTENANCE

## 9.10 HARD DRIVE TEST ERROR

### SYMPTOM:

EITHER AN ERROR MESSAGE IS SHOWN, OR THE DRIVE MOTOR SPINS NON-STOP, WHILE READING DATA FROM OR WRITING DATA TO HARD-DISK.




# 5023 N/B MAINTENANCE

## 9.10 HARD DRIVE TEST ERROR

### SYMPTOM:

EITHER AN ERROR MESSAGE IS SHOWN, OR THE DRIVE MOTOR SPINS NON-STOP, WHILE READING DATA FROM OR WRITING DATA TO HARD-DISK.




# 5023 N/B MAINTENANCE

## 9.11 CMOS TEST ERROR

### SYMPTOM:

1. ERROR CODE IS STOPEED AT 34H.
2. CMOS DATA LOST, OR INACCURATE SYSTEM TIME & DATE.




IF THE CRYSTAL (X504 32.768KHZ) EXISTS BETWEEN PIN 2 AND 3 OF U523, THE X502 OSCILLATION CIRCUIT WON'T MAKE EFFECT TO THE U523.

## 9.11 CMOS TEST ERROR

### SYMPTOM:

1. ERROR CODE IS STOEED AT 34H.
2. CMOS DATA LOST, OR INACCURATE SYSTEM TIME & DATE.




# 5023 N/B MAINTENANCE

## 9.12 SIO PORT TEST ERROR

**SYMPTON:**

**FAILURE OCCURS WHEN A MOUSE OR OTHER I/O DEVICE IS INSTALLED.**




# 5023 N/B MAINTENANCE

## 9.12 SIO PORT TEST ERROR

**SYMPTON:**

**FAILURE OCCURS WHEN A MOUSE OR OTHER I/O DEVICE IS INSTALLED.**




# 5023 N/B MAINTENANCE

## 9.13 PIO PORT TEST ERROR

SYMPTON:

WHEN A PRINT COMMAND IS ISSUED, PRINTER PRINTS NOTHING OR GARBAGE.






## 9.13 PIO PORT TEST ERROR

### SYMPTON:


WHEN A PRINT COMMAND IS ISSUED, PRINTER PRINTS NOTHING OR GARBAGE.



## 9.14 AUDIO DRIVE FAILURE

**SYMPTON:**


**NO SOUND FROM SPEAKER AFTER AUDIO DRIVE IS INSTALLED.**



## 9.14 AUDIO DRIVE FAILURE

### SYMPTON:

**NO SOUND FROM SPEAKER AFTER AUDIO DRIVE IS INSTALLED OR NO SOUND FROM CD-ROM, MICROPHONE AND LINE IN.**




# 5023 N/B MAINTENANCE

## 9.15 AUDIO DRIVE FAILURE


### SYMPTON:

**NO SOUND FROM SPEAKER AFTER AUDIO DRIVE IS INSTALLED OR NO SOUND FROM CD-ROM, MICROPHONE AND LINE IN.**




# 5023 N/B MAINTENANCE


## 9.15 BATTERY RE-CHARGE FAILURE



## 9.15 BATTERY RE-CHARGE FAILURE



## **10. SYSTEM BLOCK DIAGRAM & SCHEMATISS**



# 5023 N/B MAINTENANCE

## 10. SYSTEM BLOCK DIAGRAM & SCHEMATISS


86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

101 102 103 104 105 106 107 108 109 110 111 112 113

114 115 116 117 118 119 120 121 122 123

124 125 61 62 63 64 65 66 67 68 69 70 71 72

73 74 75 76 77 78 79 80 81 82 83 84





**10. SYSTEM BLOCK DIAGRAM & SCHEMATISS**

**MOTHER-BOARD**

**DC /DC BOARD**



**5023 N/B MAINTENANCE**

## 10. SYSTEM BLOCK DIAGRAM & SCHEMATISS

