




# DM6-INTEGRATED

PWA: HP722 (965GM) / HP714 (960GL)

PWB: HP729

SCHEM: HP732

VER : 1B



PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3-4	Merom
5-10	Crestline
11-14	ICH8M
15-16	DDRII SO-DIMM(200P)
17	Clock Generator
18-19	VGA
20	LCD Conn. & SSP
21	CRT Conn
22	SATA & IDE Conn
23	PCCARD/Conn
24	Mini Card
25	MDC Conn.
26	SIO (MEC5025)
27	SIO (MEC5028)
28	SERIAL PORT
29	Flash ROM, RTC & ECE1077
30	TP,BT & FIR
31	Switch & LED
32	FAN & Thermal
33-34	Audio CODEC(STAC9205)/Phone Jack
35-36	LOM (Nineveh)/Switch
37	Docking Conn
38	System Reset Circuit
39-40	Battery Selector & Charger
41	1.5VSUS,1.05V(VTT)
42	1.25V,1.8V,0.9V
43	CPU_ISL6260C(3phase)
44	D/D Power
45	RUN Power Switch
46	DCIN,Batt
47	PAD& SCREW
48	SMBUS BLOCK
49	Power Block Diagram







**Power States**






POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
+PWR_SRC	10V~+19V	4,20,29,36,37,39,41,42,43,44,47	MAIN POWER		S0-S5
+RTC_CELL	+3.0V~+3.3V	11,14,26,29,31,32	RTC		S0-S5
+3.3V_ALW	+3.3V	3,12,13,17,20,22,26,27,29,31,32,36,37,38,39,40,42,44,45,46	8051 POWER	ALWON	S0-S5
+5V_ALW	+5V	20,22,26,27,31,37,38,40,41,43,44,46,46	LCD/CHARGE POWER	ALWON	S0-S5
+15V_ALW	+15V	20,22,44,45	LARGE POWER	+5V_ALW	S0-S5
+3.3V_LAN	+3.3V	31,35,36	LAN POWER	AUX_ON	
+5V_SUS	+5V	14,25,32,38,42,45,47	SLP_S5# CTRLD POWER	SUS_ON	
+3.3V_SUS	+3.3V	3,11,12,13,14,25,27,28,29,31,32,37,38,41,42,45,47	SLP_S5# CTRLD POWER	3.3V_SUS_ON	
+1.8V_SUS	+1.8V	6,8,9,15,38,42,45,47	SODIMM POWER	DDR_ON	
+0.9V_DDR_VTT	+0.9V	16,42,45	SODIMM POWER	0.9V_DDR_VTT_ON	
+5V_RUN	+5V	14,18,19,21,22,23,26,30,31,32,33,38,43,45	SLP_S3# CTRLD POWER	RUN_ON	
+3.3V_RUN	+3.3V	6,8,9,11,12,13,14,15,17,18,19,20,21,22,23,27,30,31,32,33,34,35,36,37,38,43,45,47	SLP_S3# CTRLD POWER	3.3V_RUN_ON	
+1.8V_RUN	+1.8V	18,38,45	SDVO POWER	RUN_ON	
+1.5V_RUN	+1.5V	4,9,14,24,24,41,45,47	CALISTOGA/ICH8 POWER	1.5V_RUN_ON	
+1.25V_RUN	+1.25V	6,9,14,42,45	CALISTOGA/ICH8 POWER	1.25V_RUN_ON	
+1.05V_VCCP	+1.05V	3,4,5,6,8,9,11,14,32,41	CPU/CALISTOGA/ICH8 POWER	1.05V_RUN_ON	
+VCC_CORE	+0.7V~+1.77V	4,43	CPU CORE POWER	IMVP_VR_ON	
+LCDVCC	+3.3V	20	LCD Power	LCDVCC_TST_EN & ENVDD	
+5V_MOD	+5V	22	Module Power	MODC_EN#	
+5V_HDD	+5V	22	HDD Power	HDCC_EN#	
+PBATT	+10V~+17V	39,46	MAIN BATTERY	CHG_PBATT	
+SBATT	+10V~+17V	39,46,47	SECOND BATTERY	CHG_SBATT	

GND PLANE	PAGE	DESCRIPTION
⏚ 8731AGND	40	
▽ AGND_DC/DC	44	
▽ AGND_DC2	41	
⏚ GND_DDR	42	
▽ AGND_ISL6260	43	
≡ GND	ALL	










QUANTA  
COMPUTER

Title: Crestline (HOST)

Size	Document Number	Rev
	DM6	1A

Date: Thursday, August 02, 2007 Sheet 5 of 52





QUANTA  
COMPUTER

Title			Rev
Crestline (DDR2)			1A
Size	Document Number		
	DM6		
Date:	Friday, June 08, 2007	Sheet	7 of 52

+1.05V\_VCCP

U9G

VCC\_1  
VCC\_2  
VCC\_3  
VCC\_4  
VCC\_5  
VCC\_6  
VCC\_7  
VCC\_8  
VCC\_9  
VCC\_10  
VCC\_11  
VCC\_12  
VCC\_13

R30

+1.8V\_SUS

AU32  
AU33  
AU35  
AV33  
AW33  
AW35  
AX35  
BA32  
BA33  
BA35  
BB33  
BC32  
BC33  
BC35  
BD32  
BD35  
BE32  
BE33  
BE35  
BF32  
BF33  
BF35  
BG32  
BG33  
BG35  
BH32  
BH33  
BH35  
BJ32  
BJ33  
BJ35  
BK32  
BK33  
BK35  
BL32  
BL33  
BL35  
AU30

VCC\_SM\_1  
VCC\_SM\_2  
VCC\_SM\_3  
VCC\_SM\_4  
VCC\_SM\_5  
VCC\_SM\_6  
VCC\_SM\_7  
VCC\_SM\_8  
VCC\_SM\_9  
VCC\_SM\_10  
VCC\_SM\_11  
VCC\_SM\_12  
VCC\_SM\_13  
VCC\_SM\_14  
VCC\_SM\_15  
VCC\_SM\_16  
VCC\_SM\_17  
VCC\_SM\_18  
VCC\_SM\_19  
VCC\_SM\_20  
VCC\_SM\_21  
VCC\_SM\_22  
VCC\_SM\_23  
VCC\_SM\_24  
VCC\_SM\_25  
VCC\_SM\_26  
VCC\_SM\_27  
VCC\_SM\_28  
VCC\_SM\_29  
VCC\_SM\_30  
VCC\_SM\_31  
VCC\_SM\_32  
VCC\_SM\_33  
VCC\_SM\_34  
VCC\_SM\_35  
VCC\_SM\_36

+1.05V\_VCCP

R20  
T14  
W13  
W14  
Y12  
AA20  
AA23  
AA26  
AA28  
AA30  
AB21  
AB24  
AB29  
AC20  
AC21  
AC22  
AC24  
AC26  
AC28  
AC29  
AD20  
AD23  
AD24  
AD28  
AF21  
AF26  
AA31  
AH20  
AH21  
AH22  
AH24  
AH26  
AD31  
AJ20  
AJ23  
AN14

VCC\_AXG\_1  
VCC\_AXG\_2  
VCC\_AXG\_3  
VCC\_AXG\_4  
VCC\_AXG\_5  
VCC\_AXG\_6  
VCC\_AXG\_7  
VCC\_AXG\_8  
VCC\_AXG\_9  
VCC\_AXG\_10  
VCC\_AXG\_11  
VCC\_AXG\_12  
VCC\_AXG\_13  
VCC\_AXG\_14  
VCC\_AXG\_15  
VCC\_AXG\_16  
VCC\_AXG\_17  
VCC\_AXG\_18  
VCC\_AXG\_19  
VCC\_AXG\_20  
VCC\_AXG\_21  
VCC\_AXG\_22  
VCC\_AXG\_23  
VCC\_AXG\_24  
VCC\_AXG\_25  
VCC\_AXG\_26  
VCC\_AXG\_27  
VCC\_AXG\_28  
VCC\_AXG\_29  
VCC\_AXG\_30  
VCC\_AXG\_31  
VCC\_AXG\_32  
VCC\_AXG\_33  
VCC\_AXG\_34

VCC CORE

POWER

VCC SM

VCC GFX

VCC GFX NCTF

VCC SM LF

VCC\_AXG\_NCTF\_1  
VCC\_AXG\_NCTF\_2  
VCC\_AXG\_NCTF\_3  
VCC\_AXG\_NCTF\_4  
VCC\_AXG\_NCTF\_5  
VCC\_AXG\_NCTF\_6  
VCC\_AXG\_NCTF\_7  
VCC\_AXG\_NCTF\_8  
VCC\_AXG\_NCTF\_9  
VCC\_AXG\_NCTF\_10  
VCC\_AXG\_NCTF\_11  
VCC\_AXG\_NCTF\_12  
VCC\_AXG\_NCTF\_13  
VCC\_AXG\_NCTF\_14  
VCC\_AXG\_NCTF\_15  
VCC\_AXG\_NCTF\_16  
VCC\_AXG\_NCTF\_17  
VCC\_AXG\_NCTF\_18  
VCC\_AXG\_NCTF\_19  
VCC\_AXG\_NCTF\_20  
VCC\_AXG\_NCTF\_21  
VCC\_AXG\_NCTF\_22  
VCC\_AXG\_NCTF\_23  
VCC\_AXG\_NCTF\_24  
VCC\_AXG\_NCTF\_25  
VCC\_AXG\_NCTF\_26  
VCC\_AXG\_NCTF\_27  
VCC\_AXG\_NCTF\_28  
VCC\_AXG\_NCTF\_29  
VCC\_AXG\_NCTF\_30  
VCC\_AXG\_NCTF\_31  
VCC\_AXG\_NCTF\_32  
VCC\_AXG\_NCTF\_33  
VCC\_AXG\_NCTF\_34  
VCC\_AXG\_NCTF\_35  
VCC\_AXG\_NCTF\_36  
VCC\_AXG\_NCTF\_37  
VCC\_AXG\_NCTF\_38  
VCC\_AXG\_NCTF\_39  
VCC\_AXG\_NCTF\_40  
VCC\_AXG\_NCTF\_41  
VCC\_AXG\_NCTF\_42  
VCC\_AXG\_NCTF\_43  
VCC\_AXG\_NCTF\_44  
VCC\_AXG\_NCTF\_45  
VCC\_AXG\_NCTF\_46  
VCC\_AXG\_NCTF\_47  
VCC\_AXG\_NCTF\_48  
VCC\_AXG\_NCTF\_49  
VCC\_AXG\_NCTF\_50  
VCC\_AXG\_NCTF\_51  
VCC\_AXG\_NCTF\_52  
VCC\_AXG\_NCTF\_53  
VCC\_AXG\_NCTF\_54  
VCC\_AXG\_NCTF\_55  
VCC\_AXG\_NCTF\_56  
VCC\_AXG\_NCTF\_57  
VCC\_AXG\_NCTF\_58  
VCC\_AXG\_NCTF\_59  
VCC\_AXG\_NCTF\_60  
VCC\_AXG\_NCTF\_61  
VCC\_AXG\_NCTF\_62  
VCC\_AXG\_NCTF\_63  
VCC\_AXG\_NCTF\_64  
VCC\_AXG\_NCTF\_65  
VCC\_AXG\_NCTF\_66  
VCC\_AXG\_NCTF\_67  
VCC\_AXG\_NCTF\_68  
VCC\_AXG\_NCTF\_69  
VCC\_AXG\_NCTF\_70  
VCC\_AXG\_NCTF\_71  
VCC\_AXG\_NCTF\_72  
VCC\_AXG\_NCTF\_73  
VCC\_AXG\_NCTF\_74  
VCC\_AXG\_NCTF\_75  
VCC\_AXG\_NCTF\_76  
VCC\_AXG\_NCTF\_77  
VCC\_AXG\_NCTF\_78  
VCC\_AXG\_NCTF\_79  
VCC\_AXG\_NCTF\_80  
VCC\_AXG\_NCTF\_81  
VCC\_AXG\_NCTF\_82  
VCC\_AXG\_NCTF\_83

VCC\_SM\_LF1  
VCC\_SM\_LF2  
VCC\_SM\_LF3  
VCC\_SM\_LF4  
VCC\_SM\_LF5  
VCC\_SM\_LF6  
VCC\_SM\_LF7

T17  
T18  
T19  
T21  
T22  
T23  
T25  
T26  
L15  
L16  
L17  
L18  
L19  
L20  
L21  
L22  
L23  
L24  
L25  
L26  
L27  
L28  
L29  
L30  
L31  
L32  
L33  
L34  
L35  
L36  
L37  
L38  
L39  
L40  
L41  
L42  
L43  
L44  
L45  
L46  
L47  
L48  
L49  
L50  
L51  
L52  
L53  
L54  
L55  
L56  
L57  
L58  
L59  
L60  
L61  
L62  
L63  
L64  
L65  
L66  
L67  
L68  
L69  
L70  
L71  
L72  
L73  
L74  
L75  
L76  
L77  
L78  
L79  
L80  
L81  
L82  
L83

Y15  
Y16  
Y17  
Y19  
Y20  
Y21  
Y22  
Y23  
Y24  
Y25  
Y26  
Y27  
Y28  
Y29  
Y30  
Y31  
Y32  
Y33  
Y34  
Y35  
Y36  
Y37  
Y38  
Y39  
Y40  
Y41  
Y42  
Y43  
Y44  
Y45  
Y46  
Y47  
Y48  
Y49  
Y50  
Y51  
Y52  
Y53  
Y54  
Y55  
Y56  
Y57  
Y58  
Y59  
Y60  
Y61  
Y62  
Y63  
Y64  
Y65  
Y66  
Y67  
Y68  
Y69  
Y70  
Y71  
Y72  
Y73  
Y74  
Y75  
Y76  
Y77  
Y78  
Y79  
Y80  
Y81  
Y82  
Y83

AA16  
AA17  
AA18  
AA19  
AA20  
AA21  
AA22  
AA23  
AA24  
AA25  
AA26  
AA27  
AA28  
AA29  
AA30  
AA31  
AA32  
AA33  
AA34  
AA35  
AA36  
AA37  
AA38  
AA39  
AA40  
AA41  
AA42  
AA43  
AA44  
AA45  
AA46  
AA47  
AA48  
AA49  
AA50  
AA51  
AA52  
AA53  
AA54  
AA55  
AA56  
AA57  
AA58  
AA59  
AA60  
AA61  
AA62  
AA63  
AA64  
AA65  
AA66  
AA67  
AA68  
AA69  
AA70  
AA71  
AA72  
AA73  
AA74  
AA75  
AA76  
AA77  
AA78  
AA79  
AA80  
AA81  
AA82  
AA83  
AA84  
AA85  
AA86  
AA87  
AA88  
AA89  
AA90  
AA91  
AA92  
AA93  
AA94  
AA95  
AA96  
AA97  
AA98  
AA99  
AA100

AL16  
AL17  
AL18  
AL19  
AL20  
AL21  
AL22  
AL23  
AL24  
AL25  
AL26  
AL27  
AL28  
AL29  
AL30  
AL31  
AL32  
AL33  
AL34  
AL35  
AL36  
AL37  
AL38  
AL39  
AL40  
AL41  
AL42  
AL43  
AL44  
AL45  
AL46  
AL47  
AL48  
AL49  
AL50  
AL51  
AL52  
AL53  
AL54  
AL55  
AL56  
AL57  
AL58  
AL59  
AL60  
AL61  
AL62  
AL63  
AL64  
AL65  
AL66  
AL67  
AL68  
AL69  
AL70  
AL71  
AL72  
AL73  
AL74  
AL75  
AL76  
AL77  
AL78  
AL79  
AL80  
AL81  
AL82  
AL83  
AL84  
AL85  
AL86  
AL87  
AL88  
AL89  
AL90  
AL91  
AL92  
AL93  
AL94  
AL95  
AL96  
AL97  
AL98  
AL99  
AL100

AM15  
AM16  
AM17  
AM18  
AM19  
AM20  
AM21  
AM22  
AM23  
AM24  
AM25  
AM26  
AM27  
AM28  
AM29  
AM30  
AM31  
AM32  
AM33  
AM34  
AM35  
AM36  
AM37  
AM38  
AM39  
AM40  
AM41  
AM42  
AM43  
AM44  
AM45  
AM46  
AM47  
AM48  
AM49  
AM50  
AM51  
AM52  
AM53  
AM54  
AM55  
AM56  
AM57  
AM58  
AM59  
AM60  
AM61  
AM62  
AM63  
AM64  
AM65  
AM66  
AM67  
AM68  
AM69  
AM70  
AM71  
AM72  
AM73  
AM74  
AM75  
AM76  
AM77  
AM78  
AM79  
AM80  
AM81  
AM82  
AM83  
AM84  
AM85  
AM86  
AM87  
AM88  
AM89  
AM90  
AM91  
AM92  
AM93  
AM94  
AM95  
AM96  
AM97  
AM98  
AM99  
AM100








AP15  
AP16  
AP17  
AP18  
AP19  
AP20  
AP21  
AP22  
AP23  
AP24  
AP25  
AP26  
AP27  
AP28  
AP29  
AP30  
AP31  
AP32  
AP33  
AP34  
AP35  
AP36  
AP37  
AP38  
AP39  
AP40  
AP41  
AP42  
AP43  
AP44  
AP45  
AP46  
AP47  
AP48  
AP49  
AP50  
AP51  
AP52  
AP53  
AP54  
AP55  
AP56  
AP57  
AP58  
AP59  
AP60  
AP61  
AP62  
AP63  
AP64  
AP65  
AP66  
AP67  
AP68  
AP69  
AP70  
AP71  
AP72  
AP73  
AP74  
AP75  
AP76  
AP77  
AP78  
AP79  
AP80  
AP81  
AP82  
AP83  
AP84  
AP85  
AP86  
AP87  
AP88  
AP89  
AP90  
AP91  
AP92  
AP93  
AP94  
AP95  
AP96  
AP97  
AP98  
AP99  
AP100

AR19  
AR20  
AR21  
AR22  
AR23  
AR24  
AR25  
AR26  
AR27  
AR28  
AR29  
AR30  
AR31  
AR32  
AR33  
AR34  
AR35  
AR36  
AR37  
AR38  
AR39  
AR40  
AR41  
AR42  
AR43  
AR44  
AR45  
AR46  
AR47  
AR48  
AR49  
AR50  
AR51  
AR52  
AR53  
AR54  
AR55  
AR56  
AR57  
AR58  
AR59  
AR60  
AR61  
AR62  
AR63  
AR64  
AR65  
AR66  
AR67  
AR68  
AR69  
AR70  
AR71  
AR72  
AR73  
AR74  
AR75  
AR76  
AR77  
AR78  
AR79  
AR80  
AR81  
AR82  
AR83  
AR84  
AR85  
AR86  
AR87  
AR88  
AR89  
AR90  
AR91  
AR92  
AR93  
AR94  
AR95  
AR96  
AR97  
AR98  
AR99  
AR100

AV19  
AV20  
AV21  
AV22  
AV23  
AV24  
AV25  
AV26  
AV27  
AV28  
AV29  
AV30  
AV31  
AV32  
AV33  
AV34  
AV35  
AV36  
AV37  
AV38  
AV39  
AV40  
AV41  
AV42  
AV43  
AV44  
AV45  
AV46  
AV47  
AV48  
AV49  
AV50  
AV51  
AV52  
AV53  
AV54  
AV55  
AV56  
AV57  
AV58  
AV59  
AV60  
AV61  
AV62  
AV63  
AV64  
AV65  
AV66  
AV67  
AV68  
AV69  
AV70  
AV71  
AV72  
AV73  
AV74  
AV75  
AV76  
AV77  
AV78  
AV79  
AV80  
AV81  
AV82  
AV83  
AV84  
AV85  
AV86  
AV87  
AV88  
AV89  
AV90  
AV91  
AV92  
AV93  
AV94  
AV95  
AV96  
AV97  
AV98  
AV99  
AV100

AW45  
BC39  
BD17  
BD4  
AW8  
AT6

VCCSM\_LF1  
VCCSM\_LF2  
VCCSM\_LF3  
VCCSM\_LF4  
VCCSM\_LF5  
VCCSM\_LF6  
VCCSM\_LF7



+3.3V\_RUN

R252 10

+VCC\_GMCH\_L

D22

SDMK0340L-7-F

AB33  
AB36  
AB37  
AC33  
AC35  
AC36  
AD35  
AD36  
AF33  
AF36  
AH33  
AH35  
AH36  
AH37  
AJ33  
AJ35  
AK33  
AK35  
AK36  
AK37  
AD33  
AJ36  
AM35  
AL33  
AL35  
AA33  
AA35  
AA36  
AF36  
AP36  
AR35  
AR36  
Y32  
Y33  
Y35  
Y36  
Y37  
T30  
T34  
T35  
U31  
U32  
U33  
U35  
U36  
U37  
V32  
V33  
V36  
V37

VCC\_NCTF\_1  
VCC\_NCTF\_2  
VCC\_NCTF\_3  
VCC\_NCTF\_4  
VCC\_NCTF\_5  
VCC\_NCTF\_6  
VCC\_NCTF\_7  
VCC\_NCTF\_8  
VCC\_NCTF\_9  
VCC\_NCTF\_10  
VCC\_NCTF\_11  
VCC\_NCTF\_12  
VCC\_NCTF\_13  
VCC\_NCTF\_14  
VCC\_NCTF\_15  
VCC\_NCTF\_16  
VCC\_NCTF\_17  
VCC\_NCTF\_18  
VCC\_NCTF\_19  
VCC\_NCTF\_20  
VCC\_NCTF\_21  
VCC\_NCTF\_22  
VCC\_NCTF\_23  
VCC\_NCTF\_24  
VCC\_NCTF\_25  
VCC\_NCTF\_26  
VCC\_NCTF\_27  
VCC\_NCTF\_28  
VCC\_NCTF\_29  
VCC\_NCTF\_30  
VCC\_NCTF\_31  
VCC\_NCTF\_32  
VCC\_NCTF\_33  
VCC\_NCTF\_34  
VCC\_NCTF\_35  
VCC\_NCTF\_36  
VCC\_NCTF\_37  
VCC\_NCTF\_38  
VCC\_NCTF\_39  
VCC\_NCTF\_40  
VCC\_NCTF\_41  
VCC\_NCTF\_42  
VCC\_NCTF\_43  
VCC\_NCTF\_44  
VCC\_NCTF\_45  
VCC\_NCTF\_46  
VCC\_NCTF\_47  
VCC\_NCTF\_48  
VCC\_NCTF\_49  
VCC\_NCTF\_50

VSS\_NCTF\_1  
VSS\_NCTF\_2  
VSS\_NCTF\_3  
VSS\_NCTF\_4  
VSS\_NCTF\_5  
VSS\_NCTF\_6  
VSS\_NCTF\_7  
VSS\_NCTF\_8  
VSS\_NCTF\_9  
VSS\_NCTF\_10  
VSS\_NCTF\_11  
VSS\_NCTF\_12  
VSS\_NCTF\_13  
VSS\_NCTF\_14  
VSS\_NCTF\_15  
VSS\_NCTF\_16  
VSS\_NCTF\_17  
VSS\_NCTF\_18  
VSS\_NCTF\_19  
VSS\_NCTF\_20  
VSS\_NCTF\_21

VSS\_SCB1  
VSS\_SCB2  
VSS\_SCB3  
VSS\_SCB4  
VSS\_SCB5  
VSS\_SCB6

VCC\_AXM\_NCTF\_1  
VCC\_AXM\_NCTF\_2  
VCC\_AXM\_NCTF\_3  
VCC\_AXM\_NCTF\_4  
VCC\_AXM\_NCTF\_5  
VCC\_AXM\_NCTF\_6  
VCC\_AXM\_NCTF\_7  
VCC\_AXM\_NCTF\_8  
VCC\_AXM\_NCTF\_9  
VCC\_AXM\_NCTF\_10  
VCC\_AXM\_NCTF\_11  
VCC\_AXM\_NCTF\_12  
VCC\_AXM\_NCTF\_13  
VCC\_AXM\_NCTF\_14  
VCC\_AXM\_NCTF\_15  
VCC\_AXM\_NCTF\_16  
VCC\_AXM\_NCTF\_17  
VCC\_AXM\_NCTF\_18  
VCC\_AXM\_NCTF\_19

AT33  
AT31  
AK29  
AK24  
AK23  
AJ26  
AJ23

T27  
T37  
U24  
U28  
V31  
V35  
AB17  
AB19  
AD19  
AD37  
AF17  
AF35  
AK17  
AM17  
AM24  
AP26  
AP28  
AR15  
AR19  
AR28

A3  
B2  
C1  
BL1  
BL51  
AS1

VCC\_AXM\_1  
VCC\_AXM\_2  
VCC\_AXM\_3  
VCC\_AXM\_4  
VCC\_AXM\_5  
VCC\_AXM\_6  
VCC\_AXM\_7

CRESTLINE\_1p0



**QUANTA  
COMPUTER**

Title: Crestline (VCC,NCTF)










Size	Document Number	Rev
	DM6	1A

Date: Friday, June 08, 2007 Sheet 8 of 52









Title		Crestline (VSS)	
Size	Document Number	Rev	
DM6		1A	
Date:	Friday, June 08, 2007	Sheet	10 of 52



Place all series terms close to ICH8 except for SDIN input lines, which should be close to source. Placement of R461, R456, R465 & R476 should equal distance to the T split trace point as R462, R455, R464 & R468 respectively. Basically, keep the same distance from T for all series termination resistors.



Place within 500mils of ICH8 ball



QUANTA COMPUTER

Title: ICH8-M (CPU,IDE,SATA,LPC,AC97,LAN)



Size: Document Number DM6 Rev 1A

Date: Wednesday, August 08, 2007 Sheet 11 of 52


Place TX DC blocking caps close ICH8.



Layout Note:  
Place R438, R431  
within 500 mils from  
ICH.




Del WWAN Noise - ICH improvements  
on 0525



Short F2 and F3 at the package  
and keep length to less than  
500mils. Trace Impedance  
should be 60ohms +/- 15%.



Boot BIOS Strap		
	GNT0#	SPI_CS1#
LPC	11	No stuff
PCI	10	No stuff
SPI	01	Stuff




A16 away override strap.	
SB_NB_PCIE_RST#	Low = A16 swap override enabled. High = Default.

DOCK			
Cardbus or Cardbus/1394	REQ0	GNT0	PIRQA
	REQ1	GNT1	PIRQD
	REQ2	GNT2	PIROC
			PIRQD

Reserved for  
EMI. Place  
resistor and cap  
close to ICH.




BIOS should not enable the  
internal GPIO pull up resistor.



Title: ICH8-M (USB,DM,PCIE,PCI)


Size: Document Number DM6 Rev: 1A

Date: Friday, June 08, 2007 Sheet 12 of 52




ICH8M REV 1.0

Non-iAMT



Short F2 and F3 at the package  
and keep length to less than  
500mils. Trace Impedance  
should be 60ohms +/- 15%.



Boot BIOS Strap		
	GNT0#	SPI_CS1#
LPC	11	No stuff
PCI	10	No stuff
SPI	01	Stuff




A16 away override strap.	
SB_NB_PCIE_RST#	Low = A16 swap override enabled. High = Default.

DOCK			
Cardbus or Cardbus/1394	REQ0	GNT0	PIRQA
	REQ1	GNT1	PIRQD
	REQ2	GNT2	PIROC
			PIRQD

Reserved for  
EMI. Place  
resistor and cap  
close to ICH.



BIOS should not enable the  
internal GPIO pull up resistor.



Title: ICH8-M (USB,DM,PCIE,PCI)





































Size: Document Number DM6 Rev: 1A

Date: Friday, June 08, 2007 Sheet 12 of 52





A is required to route to Top SoDIMM for AMT to function. Ch.A SODIMM needs to be populated for Intel AMT support.




Non-iAMT

SMbus address A0

CLOCK 0,1  
CKE 0,1

TYC\_1775804-2

Non-iAMT



Non-iAMT

SMbus address A4

CLOCK 2,3  
CKE 2,3

FOX\_A50A426-M2SN-7F

Non-iAMT

SMbus address A4



CLOCK 2,3  
CKE 2,3

R370 10K

Non-iAMT



Title		DDR2 SO-DIMM (200P) X 2
Size	Document Number	DM6
Date:	Wednesday, August 08, 2007	Sheet 15 of 52
Rev	1A	












Title: DDR2 RES ARRAY

Size: Document Number DM6

Rev: 1A

Date: Friday, June 08, 2007

Sheet: 16 of 52








FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33





**PCI\_LOM = FCTSEL1**


FCTSEL1 (PIN34)	PIN43	PIN44	PIN47	PIN48
0=UMA	DOT96T	DOT96C	96/100M_T	96/100M_C
1 = Disc. GRFX down	27Mout	27MSSout	SRCT0	SRCC0







DVI TX0+ R187 1 2 100/F C246 1 2 0.1U/10V DVI TX0-  
 DVI TX1+ R186 1 2 100/F C245 1 2 0.1U/10V DVI TX1-  
 DVI TX2+ R185 1 2 100/F C244 1 2 0.1U/10V DVI TX2-  
 DVI CLK+ R188 1 2 100/F C247 1 2 0.1U/10V DVI CLK-  
 Put these 4 Resistors and 4 Capacitors close to the TX pin of SDVO device.






Support the new imbedded diagnostics.



Address : A9H --Contrast  
AAH --Backlight


11



Back Light Enable controller

Check BIOS Team..


M07 inverter: Pop R30,R17, Depop U8,C81,R31,R18  
D05 inverter: Pop U8,C81,R31,R18, Depop R30,R17



Layout Note:  
Setting R,G,B treac  
impedance to 50 ohm.

Place near  
U1,U2 < 200  
mil

Place near JVG1 connector <  
200 mil




**QUANTA COMPUTER**

Title: CRT&TV CONN


Size	Document Number	Rev
	DM6	1A

Date: Wednesday, August 08, 2007 Sheet 21 of 52


### SATA Connector.




### ODD Connector.












### MiniCard WLAN connector













DEBUG PINS		
JMINI Pin	Debug Pin Name	EC Pin
16	HOST_DEBUG_TX	70
17	HOST_DEBUG_RX	71
19	8051_TX	82
42	8051_RX	81



**QUANTA COMPUTER**  
 Title: MINI-PCI  
 Size: Document Number DM6  
 Date: Friday, June 08, 2007  
 Sheet: 24 of 52  
 Rev: 1A

19  
  
 remove RJ11 connector













Non-iAMT

Non-iAMT

### MEC5025 EC-08 128 PIN VTQFP





**QUANTA COMPUTER**



Title: Ultra I/O Controller MEC5025

Size	Document Number	Rev
	DM6	1A






Date: Friday, June 08, 2007 Sheet 26 of 52



CHIPSET_ID1	BID1	BID0	DM6 (UMA)
0	0	0	SSI_PT (X00)
0	0	1	ST (X01)
0	1	0	QT (A00)
0	1	1	




### ECE5028 Midway 128 PIN VTQFP






### 16Mbit (2M Byte), SPI




Layout Note:  
Place R339 within 500 mils from SPI flash.  
Place R300 & R301 within 500 mils of the MEC5025.



### RTC BATTERY



### Keyboard Scan Extension



Keyboard  
CONN






Title: FLASH, RTC & KC

Size: Document Number DM6


Date: Friday, June 08, 2007

Sheet: 29 of 52


Rev: 1A




**LID SWITCH**




**HDD activity LED.**




**BREATH LED**




**BLUETOOTH**



**WLAN**




**DASH BOARD CONN**





**Battery 1,2 LED**



















**MB TO I/O-BOARD CONN**



**CAP, SCRL, NUM LEDS**



Title SWITCH, KEYBOARD & LED		
Size	Document Number DM6	Rev 1A
Date: Tuesday, August 07, 2007	Sheet 31 of 52	



**QUANTA COMPUTER**









Title: FAN & THERMAL

Size	Document Number DM6	Rev 1A
Date:	Friday, August 10, 2007	Sheet 32 of 52






### INTERNAL SPEAKER AMP

Package I206 for THD+N performance and Vista Logo requirements.

AUD LINE OUT L	C602	1	2	0.033U/200V/1206
AUD LINE OUT R	C603	1	2	0.033U/200V/1206
AUD HP OUT L	C559	2	1	2.2U/25V/1206
AUD HP OUT R	C556	2	1	2.2U/25V/1206



### AZALIA (HD) CODEC



**QUANTA COMPUTER**

Title: Azelia CODEC

Size: Document Number DM6

Date: Wednesday, August 08, 2007

Sheet: 33 of 52

Rev: 1A


Change STA9205 footprint to QFN48-7X7-5-49P-1H.





# TRANSFORM+RJ45

36nH is a suggested value.  
Actual value will be system dependent.  
Must use 0603 package for lower DC resistance.







49

Remove RJ45 connector

DOCKED  
SEL 0: RJ45.  
SEL 1: Dock.

Reserve pull up.




Title: LAN SWITCH

Size: Document Number DM6

Date: Friday, June 08, 2007



Sheet: 36 of 52

Rev: 1A






SMBUS ADDRESS :  
 DOCK/APR Microprocessor -- 74H  
 DOCK USB/IDE Interface(FX2) -- 72H

DOCK SMBus -  
 Battery 16H  
 Charger 12H  
 IDE I/F 70H  
 D-BAY 72H  
 SIO 48H



LAYOUT NOTES:  
 Follow the Intel Platform Design Guideline routing recommendations for the following buses: PCI, DVI, LPC & USB.

LAYOUT NOTES1:  
 Terminators should be as close as possible to dock connector pins. Keep traces as short as possible.



**QUANTA COMPUTER**



Title: Docking Station CONN.

Size	Document Number DM6	Rev 1A
------	---------------------	--------



Date: Wednesday, August 08, 2007 Sheet 37 of 52

**Non-iAMT**


- 42 1.25V\_RUN\_PWRGD R55 1 2 0
- 41 1.5V\_RUN\_PWRGD R56 1 2 0
- 41 1.05V\_RUN\_PWRGD R57 1 2 0
- 32 2.5V\_RUN\_PWRGD R59 1 2 \*0\_NC





Keep Away from high speed buses



Title			System Reset Circuit		
Size	Document Number	Rev			
DM6		1A			
Date:	Friday, June 08, 2007	Sheet	38	of	52




Title			Battery Selector
Size	Document Number	Rev	
DM6		1A	
Date:	Friday, June 08, 2007	Sheet	39 of 52



"SI4800BDY" --- Id=6.5A, R<sub>dson</sub>=23mOhm@V<sub>gs</sub>=4.5V  
(P/N: B4M48000040) / (TRANS MOS SI4800BDY-T1-E3(30V7A, SOIC)L-F);  
"SI4810BDY" --- Id=7.5A, R<sub>dson</sub>=16mOhm(25°C) ;  
R<sub>dson</sub>=22mOhm(100°C) @V<sub>gs</sub>=4.5V  
(P/N: B4M48100036) / (TRANS MOS SI4810BDY-T1-E3(30V, 10A)L-F);

**8731\_VREF=4.096V**  
**8731\_VLDO=5.4V**  
**ACIN switch**  
**threshold=2.048V**  
**400KHz PWM**  
**nominal**

	DM6 (965GM)	DM6B (960GL)
PR195	V	X
PR190	V	X
PR193	V	X
PR189	V	X
PR194	V	X
PC179	V	X
PC177	V	X
PC178	V	X
PU11	V	X
PR197	X	V
PC180	V	X
PC184	V	X
PC185	V	X
PR196	V	X
PQ43	V	X
PR199	V	X
PR192	X	X
PC181	X	X



PC118,116,114 -- For GPRS immunity place as close to the IC as possible

**QUANTA COMPUTER**

Title: Battery Charger


Size: Document Number DM6 Rev 1A

Date: Tuesday, August 07, 2007 Sheet 40 of 52

M'08

+1.5V\_RUN /+1.05V\_VCCP /+3.3V\_ALW /+3.3\_RTC\_LDO

Ton:OUT1/OUT2 Switching Frequency  
 VCC: 200kHz/300kHz  
 OPEN (REF): 400kHz/300kHz  
 GND: 400kHz/500kHz



1.5V +/- 5%  
 Thermal Design Current: 1950mA  
 Maximum Current: 2785mA  
 OCP: 3.7A


1.05V +/- 5%  
 Thermal Design Current: 10.7A  
 Maximum Current: 15.29A  
 OCP: 20A

RDS(ON)=27m ohm

RDS(ON)=5m ohm


Layout Notes:

- Place C7 very near U1-pin19 and PU1-pin20.
- Place C8 very near U1-pin3.
- Place R19 very near U1-pin21.
- Minimize loop including Q4, L2, C11, C12 and R19.
- Minimize loop including Q2, L3, C17, C18, C19 and R19.
- Route GNDA\_DC2 using at least 25 mil trace width.
- Minimize GNDA\_DC2 trace length.
- Place C15 near U1-pin7.
- Place C20 near U1-pin5.
- Place R7 near U1-pin11.
- Place R12 near U1-pin31.
- Place R3, C10 near U1-pins 24 and 25.
- Place R2, C9 near U1-pins 16 and 17.
- Route +1.05V\_BOOT, +1.05V\_BOOST, +1.5V\_BOOT, +1.5V\_BOOST using 25mil trace width and minimize lengths.
- Connect large copper fill areas to PQ1, PQ2, PQ3 and Q4 signals for thermal improvement.
- Minimize length of +1.5V\_RUN\_PL and +1.05V\_VCCP\_PL.
- Place C1, C2, C3, C22 very near Q3-pins 5, 6, 7, 8.
- Place C4, C5, C6, C23 very near Q1-pins 5, 6, 7, 8.
- Route +DC2\_PWR\_SRC using 50 mil trace width and minimize length.
- Route OUT1 and OUT2 away from inductor and switch-node.
- Sense Vout directly at output bulk cap.



Title		1.5V,1.05V	
Size	Document Number	Rev	
	DM6	1A	
Date:	Tuesday, August 07, 2007	Sheet	41 of 52

+1.8V\_SUS +/- 5%  
 Design current 6.76A  
 Maximum Current 9.65A  
 OCP point is 12.6A





42

For cost down

+0.9V\_DDR\_VTT +/- 5%  
 Design current 0.7A  
 Maximum Current 1A

1.25 Volt +/- 5%  
 Design current 925mA  
 Peak Current 1321mA





If use ISL6260C:PR34 and PR38 are 0 ohm, PR37 and PR41 no stuff.  
 If use MAX8786:PR34,PR38,PR326 and PR327 no stuff, PR37 and PR41 are 0 ohm.


**PHASE 3 populate**

D6	D5	D4	D3	D2	D1	D0	Output
0	0	0	0	0	0	0	1.5000V
0	0	0	0	0	1	0	1.4675V
0	0	0	0	1	0	1	1.4375V
0	0	0	0	1	1	1	1.4125V
0	0	0	1	0	0	0	1.4000V
0	0	1	0	0	0	1	1.2875V
0	0	1	0	0	0	0	1.2000V
0	0	1	1	0	0	0	1.1500V
0	1	0	0	0	0	0	1.0000V
0	1	0	0	1	0	1	0.9625V
0	1	1	0	0	0	0	0.7500V
1	0	0	0	0	0	0	0.6500V
1	0	1	0	0	0	0	0.5000V
1	1	0	0	0	0	0	0.3000V






**QUANTA COMPUTER**

File: CPU Power  
 Size: Document Number DM6  
 Date: Thursday, August 09, 2007 Sheet: 43 of 52  
 Rev: 1A

# DC/DC +3V\_ALW/+5V\_ALW/+5V\_ALW2 /+15V\_ALW



Title			3VALW.5V.3V, Power On
Size	Document Number	Rev	
	DM6	1A	
Date:	Friday, June 08, 2007	Sheet	44 of 52




**QUANTA  
COMPUTER**

Title: RUN POWER SW

Size: DM6	Document Number: DM6	Rev: 1A
-----------	----------------------	---------

Date: Friday, June 08, 2007 Sheet: 45 of 52



PQ2--Three transistor can be used for PQ2(pin compatible):FDV301N/FDV303N has low Vgs\_on w/buit-in ESD protection.MMBT100 BJT works in reverse conduction mode.


D12--This diode is no-stuff populate if PQ2 gets damaged by ESD.

PR1--This resistor must be depopulated if FDV301N/FDV303 are used to avoid a 1.36mA constant current drain from +3VALW. Thus, BIOS will not be to switch Q1 off. MMBT100 will not have that issue.

DOCK\_PSID--To Docking connector(PSID from the dock)

PSID--To Power Management Controller or EC(ex: Macallan3)

PC6--This Capacitor should be used only as last resort for EMI suppression. Capacitance should be as small as possible.







**QUANTA COMPUTER**










Title: DCIN,BATT CONN.

Size	Document Number	Rev
	DM6	1A

Date: Friday, June 08, 2007 Sheet 46 of 52




### CPU SCREW HOLES



Title			SCREW PAD
Size	Document Number	Rev	
DM6		1A	
Date:	Friday, June 08, 2007	Sheet	47 of 52

**ICH8-M**

**SIO MEC5025**



**QUANTA COMPUTER**

Title: SMBUS BLOCK

Size	Document Number DM6	Rev 1A
------	---------------------	--------

Date: Friday, June 08, 2007 Sheet 48 of 52

# Power Design Block Diagram 2007/5/29

