


Mar.7 '03

# Pebble Qual Build

91.42Y01.001

02203-SE



Vcc\_core: 0.7~1.708V @32A  
 Vccp:1.05V @3A  
 Vcc\_GMCH:1.2V @1.65A  
 Vcc\_mem:2.5V @1.2A + 2\*SO-DIMM

1.05V/1.2V  
**MAX1715**  
 VCC\_IO:1.05V @3A  
 Vcc\_GMCH:1.2V @1.65A P.38

**CPU CORE POWER**  
**SC1476** Ver. A2  
 Vcc\_core: 0.7~1.708V @32A P.36

**DDR 2.5V/1.25V**  
**SC1486**  
 VCC\_mem:2.5V @1.2A+2\*SO-DIMM P.37

3V/5V/12V  
**MAX1632**  
 P.35

1.5V/1.8V  
**MAX1644/MAX1792**  
 500mA P.38

**CHARGER**  
**MAX1645B**  
 INPUT +DC\_IN OUTPUT BATT+ +RTC\_PWR P.39

USB 2.0 PS2 SMBus LPC BUS SPDIF MODEM PCI BUS S-video CRT DVI RJ45  
**D- Dock** P.27

**DELL-Wistron confidential**

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **BLOCK DIAGRAM**

Size: Custom Document Number: **PEBBLE--02203** Rev: SE

Date: Thursday, March 13, 2003 Sheet 1 of 40

01. BLOCK DIAGRAM
02. TABLE OF CONTENT
03. CLOCK GENERATOR
04. CPU
05. CPU CONFIGURATION
06. MAX6654 & ITP & FAN
07. GMCH (1/3)
08. GMCH (2/3)
09. GMCH (3/3)
10. S-VIDEO/DVI
11. LCD / INVERTER & CRT CONN
12. DDR SOCKET
13. DDR SERIAL/TERMINATOR RESISTOR
14. DDR DECOUPLING CAP
15. ICH-4M (1/3)
16. ICH-4M (2/3)
17. ICH-4M (3/3)
18. GIGABIT LAN
19. HDD & MDC CONN.
20. CARDBUS CONTROLLER
21. CARDBUS & 1394 CONNECTOR & POWER SWITCH
22. USB POWER SWITCH & CONN
23. MINIPCI CONN
24. AUDIO CODEC
25. AUDIO AMP & JACK
26. D DOCK BUFFERS
27. D DOCK
28. SIO (1/2)
29. SIO (2/2)
30. BIOS
31. TOUCHPAD, KB ,BLUETOOTH CONN, IR
32. LED & BUTTON CONN
33. POWER PLANE ENABLES
34. POWER-ON RESET LOGIC
35. DCDC 3V/5V
36. CPU VCORE-IMVP4 SC1476
37. DDR 2.5V/1.25V & RTC & BIRIDGE BATTERY
38. VCC\_IO, 1.2V, 1.5V, 1.8V
39. CHARGER
40. HOLES & GND PADS

CG\_\* : CPU GTL+  
 CC\_\* : CPU CMOS  
 M\_\* : MEMORY BUS  
 G\_\* : AGP BUS  
 P\_\* : PCI BUS  
 HL\_\* : HUB LINK I/F  
 LPC\_\* : LPC I/F  
 ICH\_AC\_\* : AC'97 LINK I/F  
 IDE\_\* : IDE BUS

## PCI TABLE

DEVICE	IDSEL	IRQ	REQ# / GNT#	DREQ/DGNT
PCMCIA PCI7510	AD17	PIRQ C#	REQB# / GNTB#	REQ#1 / GNT#1
LAN Broadcom BCM5705M	AD16	PIRQC#		REQ4# / GNT4#
MINIPCI SLOT	AD19	B PIRQD#		REQ3# / GNT3#
D-DOCK	AD24	PIRQB#		REQ0# / GNT0#

## Montania to Montania+ changes

1. Changed VR resistor to generate 1.35V for MGM+ core (R529, R530)
2. Changed R112 from 27.4 to 37.4 Ohm (changes HLZCOMP for MGM+)
3. Put R612, R613, R614 1K ohm
4. Need Changed PSWING, HLVREF for MGM+ if use MGM+ core  
(For Pebble don't need change because we use +1.5VRUN)
5. Layour meet DDR333 require  
(For Pebble already done)

+DC_IN	↔	+DC_IN	27,37,39
DOCK_DC_IN	↔	DOCK_DC_IN	27
PWR_SRC	↔	PWR_SRC	11,22,27,33,35,36,37,38,39
DOCK_PWR_SRC	↔	DOCK_PWR_SRC	27
VCC_IO	↔	VCC_IO	4,5,6,7,9,16,17,33,38
VCC_CORE	↔	VCC_CORE	5,33,36
+1.5VRUN	↔	+1.5VRUN	4,7,8,9,10,11,15,17,33
+1.8VRUN	↔	+1.8VRUN	4,33,38
+1.2VRUN	↔	+1.2VRUN	7,9,38
+3VRUN	↔	+3VRUN	3,4,6,8,9,10,11,12,15,16,17,18,19,23,24,26,28,29,31,32,33,34,36,38,40
+3VSUS	↔	+3VSUS	6,11,15,16,17,18,19,20,21,23,25,27,31,33,34,37,38,40
+3VALW	↔	+3VALW	16,25,27,28,29,30,34,40
+3.3VRTC	↔	+3.3VRTC	16,28,34,37
+5VRUN	↔	+5VRUN	6,8,10,11,17,19,23,26,29,31,32,33,34,36,37,40
+5VSUS	↔	+5VSUS	6,11,17,21,22,24,25,31,32,33,34,35,37,38,40
+5VALW	↔	+5VALW	11,27,28,32,33,34,39
+5V_QDOCK	↔	+5V_QDOCK	26
+3VAUX_LAN	↔	+3VAUX_LAN	18,23,33
+1.2VAUX_LAN	↔	+1.2VAUX_LAN	18
+2.5VAUX_LAN	↔	+2.5VAUX_LAN	18,27
BATT+	↔	BATT+	39
+5VHDD	↔	+5VHDD	19,33
LCDVDD	↔	LCDVDD	11
AC97_5V	↔	AC97_5V	19
AC97_3V	↔	AC97_3V	19
CRT_VCC	↔	CRT_VCC	11
CBS_VCC	↔	CBS_VCC	20,21
CBS_VPP	↔	CBS_VPP	21
CBS_VCCF	↔	CBS_VCCF	21
+1.25VRUN	↔	+1.25VRUN	13,14,33,37
+2.5VSUS	↔	+2.5VSUS	6,7,9,12,14,33,37
ICH_VBIAS	↔	ICH_VBIAS	16
VCC_RTC	↔	VCC_RTC	16
+RTCSRC	↔	+RTCSRC	37
+RTC_PWR	↔	+RTC_PWR	34,35,37,39,40

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title

### Table of Content

Size A3	Document Number <b>PEBBLE--02203</b>	Rev SD
Date: Monday, February 24, 2003	Sheet 2	of 40


**Host Freq. Setting**

FS1/0 = 00 66MHz  
 FS1/0 = 01 100MHz  
 FS1/0 = 10 200MHz  
 FS1/0 = 11 133MHz




FS2 = 0 unbuffer mode (disable 66MHz-IN)  
 FS2 = 1 buffer mode


Mult0 = 0 Rr=221,Iref=5mA =>Vswing=1.0V@50ohm  
 Mult0 = 1 Rr=475,Iref=2.32mA =>Vswing=0.7V@50ohm

**CPU & MEMORY Freq. Selection**




No stuff:  
 caps are internal to CK-TITAN.








Layout note:  
COMP0 and COMP2 need to be Zo=27.4ohm traces.  
COMP1 and COMP3 should be routed asx Zo=55ohm,  
traces shorter than 0.5".




Place these two resistors near pin AE7, AF6








# THERMAL SENSOR MAX6656



# CPU FAN




# ITP Debug Conn.



**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title		
MAX6656,Fan Control		
Size	Document Number	Rev
A3	PEBBLE--02203	SD
Date:	Thursday, March 13, 2003	Sheet 6 of 40




op buffer build-in to SC1486.

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


<b>Montara (1 of 3)</b>		
Date: Thursday, March 13, 2003	Document Number <b>PEBBLE--02203</b>	Rev SD
Sheet 7		of 40








**POWER**



This two cap should connect to VSSADAC first then to GND




VTTFF	V29	C202	1	2	SCD1U10V2MX-1
VTTFF	M29	C170	1	2	SCD1U10V2MX-1
VTTFF	H29	C150	1	2	SCD1U10V2MX-1
VTTFF	A24	C134	1	2	SCD1U10V2MX-1
VTTFF	A22	C133	1	2	SCD1U10V2MX-1

VTTFF	AB29				
VTTFF					




Ferrite bead impedance:  
22ohm@100MHZ

# CRT



**Layout Note:**  
Must be a ground return path for  
CRT\_R, CRT\_G, CRT\_B  
check list 0.70 said Tie to GND??



# LCD/INVERTER CONN

**SMB ADDRESS**  
50h  
**(New) SMB**  
**ADDRESS** 58h

DIFFERENTIAL GND MUST LAY AROUND SIGNAL  
AND CAN'T USE THE SAME PATH WITH PWR  
GND

**NEED 60 MIL**  
caps place near LCD connector

<b>緯創資通 Wistron Corporation</b>		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>LCD INVERTER &amp; CRT CONN.</b>		
Size A3	Document Number <b>PEBBLE--02203</b>	Rev SD
Date: Thursday, March 13, 2003	Sheet 11	of 40




# SERIES DAMPING

PLACE RNs CLOSE TO DM0, < 0.75"

STRICT EQUAL LENGTH

LIMITATION WITH DQS, CB PINS




# PARALLEL TERMINATION


PULL HIGH STUBS < 0.8", Command < 0.25", PLACE

RPs CLOSE TO DM1 NO EQUAL LENGTH

LIMITATION




## Control signals use Topology 2



緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title		
DDR Serial/Terminator Resistor		
Size	Document Number	Rev
A3	PEBBLE--02203	SD
Date:	Thursday, March 13, 2003	Sheet 13 of 40

PLACE ONE 0.1 and ONE 0.01 CAP CLOSE TO EVERY 4  
 PULL-UP TERMINATION RESISTORS, CRB-P13  
 DATA (64) + ADD (13) + DQS (9) + CB (8) + CMD (13) = 107  
 0.1UF 0402 X7R 59X



www.kythuativinh.com

PLACE CAPS BETWEEN AND NEAR DDR SKTS  
 PLACE EACH 0.1UF CAP CLOSE TO POWER  
 PIN










3.3VRUN	22uF*2, 0.1uF*9	0.1uF*6	A1, A4, H1, T1, AC10, AC18
1.5VRUN	100uF*1, 22uF*1, 0.1uF*4	0.1uF*2	K23, C23
3.3VSUS	22uF*1, 0.1uF*4	0.1uF*2	A22, AC5
1.5VSUS	10uF*1, 0.1uF*3	0.1uF*2	A16, AC1
1.8VRUN	22uF*1, 0.1uF*2	0.1uF*2	T23, N23
VCC_IO	1uF*1, 0.1uF*2	0.1uF*1	AA23
3.3VLAN	22uF*1, 4.7uF*1, 0.1uF*2	0.1uF*2	E9, F9
1.5VLAN	22uF*1, 0.1uF*2	0.1uF*2	E6, F7
VCCPLL	0.1uF*1, 0.01uF*1	0.1uF*1	C22
VCC5REF		0.1uF*1	E7
VCC5REFSUS		0.1uF*1	A16
VCCRTC		0.1uF*1	AB5
	Intel ERB Ver.0.5 p17	Intel MGM Checklist Ver.0.7 p41	




**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wuj Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH4-M (3 of 3)**

Size: A3	Document Number: <b>PEBBLE--02203</b>	Rev: SD
----------	---------------------------------------	---------


Date: Thursday, March 13, 2003      Sheet: 17 of 40

# Broadcom LAN Gigabit BCM5705M




To on Board LAN Conn

To D-Dock Conn



For Modem Cable from MDC



**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


**Gigabit LAN**

Link: Green - 10Mbps/802.11b  
Orange - 100Mbps/802.11a  
Yellow - 1Gbps


S.C. SKT-RJ11+RJ45-U1  
S.C. 22.10177.531

File	Gigabit LAN		Rev
Size	Document Number	PEBBLE--02203	SE
Custom			
Date	Thursday, March 13, 2003	Sheet	18 of 40

# Modem Connector



# HDD & SMART CARD CONNECTOR





**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.



Title		
HDD & MDC CONN.		
Size	Document Number	Rev
A3	PEBBLE--02203	SD
Date:	Thursday, March 13, 2003	Sheet 19 of 40



# Power switch





# 1394 conn.



NS  
CLK for 32-bit  
Cardbus PC  
Card I/F  
Clock termination  
close to CONN

# Smart Card




**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**CARDBUS CONNECTOR & POWER SWITCH**

Size A3 Document Number **PEBBLE--02203** Rev SD

Date: Thursday, March 13, 2003 Sheet 21 of 40

# TO D DOCK




ICH4 provides an output driver impedance of 45 Ohm and integrates 15K Ohm Pull-down R

\*SE

USB Port#	Destination
0	
1	BlueTooth
2	
3	Power USB
4	Rear
5	D-Dock

USB Common mode choke  
MURATA PLW3216S900SQ2





# USB4

USB Common mode choke  
MURATA PLW3216S900SQ2




NS  
ESD suppressor  
Place near  
CN9&10

# Dual USB switch for USB0/Power USB




# POWER USB

USB Common mode choke  
MURATA PLW3216S900SQ2



SB



緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
USB CONNECTOR		
Size	Document Number	Rev
A3	PEBBLE--02203	SE
Date:	Thursday, March 13, 2003	Sheet 22 of 40














GAIN0	GAIN1	AV
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB

# AUDIO OP S.C.






### D-DOCK Q' SW




### Dock on sequence

- \* BIOS requests through SMB to connect to PCI bus in the dock
- \* D-dock state machine generates REQ 0
- \* ICH4 generates GNT0
- \* Notebook waits for next Idle bus cycle (IORDY# and FRAME#)
- \* DOCK\_QWNS\_PCI is generated
- \* on rising edge of PCI clock REQ0 is deasserted and DOCK\_PCI\_EN# is asserted
- \* now Q-switch is enabled and PCI goes through to the dock
- \* D-dock reports connection through SMB
- \* re-enumeration is done by BIOS



**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.







# Macallen LPC47N254

LGPIO[57..50] can be programmed to pass-through to LGPIO[67..60].

LPT may remove for Power-ON Reset Logic




<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
<b>Macallen (1 of 2)</b>		
Title Size Custom	Document Number <b>PEBBLE-02203</b>	Rev SE
Date: Thursday, March 13, 2003		Sheet 28 of 40



PS/2 I/F Pull-ups

KSO\_17 and KSI0 for i button  
 KSO\_17 and KSI6 for Audio\_Mute# button  
 KSO\_17 and KSI4 for Volum Up button  
 KSO\_17 and KSI5 for Volum down button




# Macallen LPC47N254

Macallen standard part need it, also used to reset BIOS. but special part can remove it.

SIO\_FD[0..7] 30  
 SIO\_FA[0..19] 30


## 8Mbit(1M Byte),No PLCC type



ST: M29W008AB-90 "72.29008.C09"  
 MXIC: 29LV008BTC-90 "72.29008.B09"

### SMBus address A2

User Password



緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title

**BIOS**

Size  
 A4

Document Number


**PEBBLE--02203**

Rev  
 SD


Date: Thursday, March 13, 2003

Sheet 30 of 40


# KB CONN




\*SD: for EMI




# FIR




# Bluetooth Module conn.



# TOUCHPAD CONN



# SERIAL PORT



**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **T/P,KB Connector & IrDA**



Size: A3, Document Number: **PEBBLE--02203**, Rev: SD


Date: Thursday, March 13, 2003, Sheet: 31 of 40














VID							Vcore
VID5	VID4	VID3	VID2	VID1	VID0	V	
0	1	0	1	1	1	1.340	
0	1	1	0	0	0	1.324	
0	1	1	0	1	0	1.292	
0	1	1	1	0	0	1.260	
0	1	1	1	0	1	1.244	
0	1	1	1	1	1	1.212	
1	0	0	0	0	1	1.180	
1	0	0	0	1	1	1.148	
1	0	0	1	1	0	1.100	
1	0	1	0	0	1	1.052	
1	0	1	0	1	1	1.020	
1	0	1	1	1	0	0.972	
1	1	0	0	0	0	0.940	

**10 mil Trace list for layout**


- PIN4
- PIN5
- PIN7
- PIN25
- PIN30

**20 mil Trace list for layout**

- The +5VRUN (PIN38 and PIN20)
- BST1\_VCORE
- BST2\_VCORE

**100 mil Trace list for layout**

- 1476\_DH1
- 1476\_LX1
- 1476\_DL1
- 1476\_DH2
- 1476\_LX2
- 1476\_DL2






**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU CORE--IMVP4**

Size: A3 Document Number: **PEBBLE--02203** Rev: SD

Date: Thursday, March 13, 2003 Sheet: 36 of 40

# 2.5V/1.25V DDR



**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR 2.5V & 1.25V**

Size: A3 Document Number: **PEBBLE--02203** Rev: SD











Date: Thursday, March 13, 2003 Sheet: 37 of 40





# Impedance measurement coupon

Trace length >= 4 inches



**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Holes & GND PADS**

Size: A3 Document Number: **PEBBLE--02203** Rev: SD

Date: Thursday, March 13, 2003 Sheet: 40 of 40