


SEP 11 '01

Monarch 91.42P01.001

00214--2

QT



DC/DC CHARGER
OZT01J05
MAX1632
 INPUT: +DC_IN, PWR_SRC
 OUTPUT: BATT+, +RTC_PWR, +5VSUS, +3VSUS
 P. 31, 32

CPU DC/DC
MAXIM 1718
MAXIM 1714
 INPUT: PWR_SRC
 OUTPUT: +VCC_CORE, +VCC1
 P. 29, 30

Acer		Acer Incorporated 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Block Diagram			
Size	Document Number	Rev	
Custom	MONARCH -- 00214	-1	
Date:	31, 2002	Sheet	1 of 33

01. BLOCK DIAGRAM
02. TABLE OF CONTENT
03. CLOCK GENERATOR
04. CPU
05. CPU CONFIGURATION
06. MAX1617A & ITP
07. GMCH (1/3)
08. GMCH (2/3)
09. GMCH (3/3)
10. SO-DIMM
11. VCH
12. LCD / INVERTER & CRT CONN
13. ICH-3M (1/3)
14. ICH-3M (2/3)
15. ICH-3M (3/3)
16. HDD, EXT MEDIA BAY CONN
17. LAN
18. CARDBUS CONTROLLER
19. CARDBUS CONNECTOR & MDC
20. MINIPCI CONN
21. USB & AUDIO BOARD CONN
22. FIRMWARE HUB
23. KAHUNA SIO
24. TOUCHPAD, KB CONN, IR, RS232
25. C DOCK & BUFFERS
26. LED BUTTON BOARD CONN
27. POWER-ON RESET LOGIC
28. POWER PLANE ENABLES
29. CPU VCORE MAX1718
30. CPU VCCT, 1.5V, 1.8V
31. DCDC 3V/5V
32. CHARGER
33. HOLES & GND PADS

CG_* : CPU GTL+
 CC_* : CPU CMOS
 M_* : MEMORY BUS
 G_* : AGP BUS
 P_* : PCI BUS
 HL_* : HUB LINK I/F
 LPC_* : LPC I/F
 ICH_AC_* : AC'97 LINK I/F
 IDE_* : IDE BUS

PCI TABLE

DEVICE	IDSEL	IRQ	REQ# / GNT#	DREQ/DGNT
PCMCIA T I1410	AD17	PIRQD#	REQB# / GNTB#	REQ1# / GNT1#
LAN 3COM- 3C920	AD16	PIRQC#		REQ4# / GNT4#
MINIPCI SLOT	AD19	PIRQB# PIRQD#		REQ3# / GNT3#
C-DOCK		PIRQB# PIRQC#		REQ0# / GNT0#

Cu-T & Tualatin SPEC Summary 5 15 ' 01

	QS/ Production										
Tualatin	VCC >= 1.40V (performance mode) / 1.15V (battery mode)										
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td>R274</td> <td>R306</td> <td>R303</td> <td>R275</td> <td>R279</td> </tr> <tr> <td>0R3</td> <td>0R3</td> <td>100KR3</td> <td>10</td> <td>0KR3 100KR3</td> </tr> </table>	R274	R306	R303	R275	R279	0R3	0R3	100KR3	10	0KR3 100KR3
	R274	R306	R303	R275	R279						
	0R3	0R3	100KR3	10	0KR3 100KR3						
VCCT = 1.25V +/- 5% (static) +/- 9% (transient)											
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td>R188</td> <td>R187</td> </tr> <tr> <td>2K49R3F</td> <td>10KR3F</td> </tr> </table>	R188	R187	2K49R3F	10KR3F							
R188	R187										
2K49R3F	10KR3F										
	Tj (min) = 0C										
Cu-T	VCC = 1.7V (performance Mode) / 1.35V (Battery Mode)										
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td>R274</td> <td>R306</td> <td>R303</td> <td>R275</td> <td>R279</td> </tr> <tr> <td>0R3</td> <td>0R3</td> <td>0R3</td> <td>0R3</td> <td>100KR3</td> </tr> </table>	R274	R306	R303	R275	R279	0R3	0R3	0R3	0R3	100KR3
	R274	R306	R303	R275	R279						
	0R3	0R3	0R3	0R3	100KR3						
VCCT = 1.25V +/- 5% (static) +/- 9% (transient)											
GMCH	VCC/ VTT = 1.25 V +/- 5%										


- +SDC_IN +SDC_IN 30,32
- +DC_IN +DC_IN 25,30,32
- DOCK_DC_IN DOCK_DC_IN 25
- PWR_SRC PWR_SRC 12,25,28,29,30,31
- DOCK_PWR_SRC DOCK_PWR_SRC 25
- +VCCT +VCCT 4,5,6,9,27,30
- +VCC_CORE +VCC_CORE 4,5,27,29
- +1.5VRUN +1.5VRUN 4,5,6,7,8,9,11,15,22,30
- +1.8VRUN +1.8VRUN 4,8,9,11,13,15,28
- +1.8VSUS +1.8VSUS 6,15,28,30
- +1.5VRUN +1.5VRUN 4,5,6,7,8,9,11,15,22,30
- +3VRUN +3VRUN 3,6,8,9,11,12,13,14,15,16,17,19,20,21,22,23,24,25,26,27,28,29,33
- +3VSUS +3VSUS 3,6,9,10,12,13,14,15,18,19,20,22,23,27,28,29,30,31
- +3VALW +3VALW 6,14,21,23,27
- +3.3VRTC +3.3VRTC 14,23,27,28,32
- +5VRUN +5VRUN 3,12,15,16,19,20,23,24,25,26,27,28,29,33
- +5VSUS_DOCK +5VSUS_DOCK 25
- +5VSUS +5VSUS 6,12,14,15,17,19,21,24,25,26,27,28,30,31,33
- +5VALW +5VALW 12,23,24,25,26,27,32
- +5V_QDOCK +5V_QDOCK 24,25
- +3VAUX_LAN +3VAUX_LAN 17,20
- +12V +12V 6,12,19,25,28,30,31,33
- BATT+ BATT+ 30,32


- +5VHDD +5VHDD 16,28
- +5VFDD +5VFDD 16,28
- +5VMOD +5VMOD 16,28
- HUBREF HUBREF 7,9,13
- LCDVDD LCDVDD 12
- USBPWR1 USBPWR1 21
- AC97_5V AC97_5V 19
- AC97_3V AC97_3V 19
- CRT_VCC CRT_VCC 12
- S_VCC S_VCC 18,19


- S_VPP S_VPP 19
- S_VCCF S_VCCF 19

- ICH_VBIAS ICH_VBIAS 14
- VCC_LAN1.8 VCC_LAN1.8 15
- VCC_LAN3.3 VCC_LAN3.3 15
- VCC_RTC VCC_RTC 13,14,15






- +RTCSRC +RTCSRC 28,30
- +RTC_PWR +RTC_PWR 27,28,33







CPU 3/4



Decoupling Recommendation

			Monarch	Kodiak Ver. 0.5
VCC_CORE	Underneath balls on solder side	0.47uF * 24	Use 2-3 vias per pad for reduced inductance during layout	10uF / 6.3V * 12
	On the peripheral near balls	10uF / 6.3V * 10	Placement should be near processor for all	10uF / 10V * 10
	Bulk Caps			150uF / 4V * 12 + 2 * NS
VCCT	Place close to processor for all	1uF * 10	Use 2 vias per pad for reduced inductance during layout	1uF * 10 + 2 * NS
	Bulk Caps			150uF / 4V * 5 + 1 * NS


Acer Incorporated
 21F, B8, Sec. 1, Hsin Tai Wu Rd.,
 Hsichih, Taipei Hsien 221,
 Taiwan, R.O.C.

Title: **CPU CONFIGURATION**

Size: Custom Document Number: **MONARCH -- 00214** Rev: **-1**


Date: 11/2001 Sheet: 5 of 33

THERMAL SENSOR MAX6654




Layout note:
Routing THER MDP and
THERMDN
at same 1 ayer.

CPU FAN




Change from CON3-4 (20 .D0012.103)
to SCON3 (21.D00 10.103)

01/09




per Int e1 NO STUFF




PULLUP RESISTOR<1"FROM ITP PORT PINS

		Acer Incorporated 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
MAX1617A, FAN CONTROL & ITP			
Size	Document Number	Rev	
A3	MONARCH -- 00214	-1	
Date:	11, 2001	Sheet	6 of 33



SM_RCOMP = 1/2 PC B impedance
 DVO_RCOMP = PCB impedance
 HUB_RCOMP = PCB impedance
 AGP_RCOMP = PCB impedance
 Almador chec klist



Route 0.15*+/-50m il trace
 Almador-M A3 stepping Design G uideline Update
 12/26/ 00

Update Almador Library from A2 to A3 Stepping
 12/20/ 00

ACER

Acer Incorporated
 21F, 88, Sec. 1, Hsin Tai Wu Rd.,
 Hsichih, Taipei Hsien 221,
 Taiwan, R.O.C.


Title: **GMCH(1/3)**

Size: A3	Document Number: MONARCH -- 00214	Rev: -1
Date: 11, 2001	Sheet: 7 of 33	

AGP_PAR	Pull-up 8.2K to 1.5VRUN	AGP device at tached
	Pull-down 2.2K to GND	DVO device at tached

Strapping Option for SW detection of AGP or DVO device

ALM checklist ver.0.5 P.32 said this is require d. ??? and KODIAK 0.7b P14 als o has this.




Connect pin AE20, G24(VSSA_DPLL0, VSSA_DPLL1) to the respective decoupling caps of pin AC20, F25(VCCA_DPLL0, VSSA_DPLL1)

Pull-up required for ext. AGP GFX and int. DV O GFX

DVOA_D5	0 = DESK TOP 1 = MOB ILE	Pull-up 2.2K to V1.5S
DVOA_D6	0 = Dual ended term. 1 = Single ended term.	Pull-up 2.2K to V1.5S
DVOA_D0	0 = 200 MHz 1 = 133 MHz	Pull-down 2.2K to GND
DVOA_D1	0 : IOQD = 1 1 : IOQD = 8	Pull-down 2.2K to GND


DVOA_D7	0 : Normal mode 1 : Invoking the XOR Cha in test mode	
DVOA_D8	0 : Normal mode 1 : Tri-stating all GMCH output s when ICH3-M is in XOR Chain mode.	

Per Intel GMCH EDS Rev0.7 12/22/2K




DVO_INT R#	Pull-up 100K to 1.5VRUN	Pull-up/down r equired if DVOA not implemented ed.
DVO_FIE LD	Pull-down 100K to GND	
DVO_CLK IN	Pull-up 100K to 1.5VRUN	

DDC1CLK DDC1DATA	Pull-up 2.2K to +5VRUN	Non-5V tolerant, Q-Switch requi red for 5V support
DDC2CLK DDC2DATA	Pull-up 10K to +5VRUN	
I2CCLK I2CDATA	Pull-up 10K to +3VRUN	





KODIAK 0.7b P.9 3 3MHz OSC
9/13 change to 32K OSC per Intel

Acer Incorporated
21F, 8B, Sec. 1, Hsin Tai Wu Rd.,
Hsichih, Taipei Hsien 221,
Taiwan, R.O.C.



Decoupling Recommendation

			Monarch	Kodiak Ver. 0.5
V1.2S_GMCH	Decoupling Caps	0.1uF * 20	Distribute as close as possible to GMCH-M processor Quadrant	1uF * 20
	Bulk Caps			150uF / 4V * 5 + 1 * NS
V1.2S_GMCHCORE	Decoupling Caps	68pF * 1	Close to VDD_LM, near pins AE15 and AE16 on Almador	68pF * 1
	Bulk Caps	0.1uF * 40		1uF * 40
V1.5S_GMCH	Decoupling Caps	0.1uF * 9	Distribute as close as possible to GMCH-M AGP/DVO Quadrant	0.1uF * 9
	Bulk Caps	82pF * 4		82pF * 4
V1.8S_GMCH	Decoupling Caps	0.1uF * 4 + 4	Distribute as close as possible to GMCH-M Local Memory Quadrant. Additional 4* 0.1uF shall be distributed as close as possible to VCCPMOS_LM	0.1uF * 4 + 2 82pF * 2 22uF / 20V * 2
	Bulk Caps	82pF * 2		68uF / 10V * 5
V3_GMCH	Decoupling Caps	0.1uF * 12 + 2	Distribute as close as possible to GMCH-M System Memory Quadrant. Additional 4* 0.1uF shall be distributed as close as possible to IO Quadrant	0.1uF * 12 + 2 82pF * 4 22uF / 20V * 2
	Bulk Caps	82pF * 4		



Acer Incorporated
 21F, 8B, Sec. 1, Hsin Tai Wu Rd.,
 Hsichih, Taipei Hsien 221,
 Taiwan, R.O.C.

Doc: **GMCH(3/3)**






Size: Custom Document Number **MONARCH -- 00214** Rev: **-1**

Date: 11/2001 Sheet 9 of 33

- 7 M_RMA[0..12]
- 7 M_MD[0..63]
- 7 M_CS#[0..3]
- 7 M_DQM[0..7]
- 7 M_CKE[0..3]
- 7 M_RCAS#
- 7 M_RRAS#
- 7 M_RBA0
- 7 M_RBA1
- 7 M_RBMWE#

(Reverse Type)

(Normal Type)



SDRAM clock AC terminations change from 33 Ohm 22p to 56 Ohm 10p.


Acer Incorporated
 21F, 88, Sec. 1, Hsin Tai Wu Rd.,
 Hsichih, Taipei Hsien 221,
 Taiwan, R.O.C.

Title: **SO-DIMM**

Size: Custom Document Number: **MONARCH -- 00214** Rev: **-1**

Date: 11.2001 Sheet 10 of 33

12/14/00



**VCH
A2**

Strapping Options

GPIO[5:2]	10 - 4.7K Ohm	Can be used for panel ID select. Default state is GPI w/ int. weak pull down.
GPIO6	10 - 4.7K Ohm	For normal VCH operation pin has to be read as low. Default state is GPI w/ int. weak pull down.
GPIO[8:7]	10 - 4.7K Ohm	Used for GMBus base address select. Default state is GPI w/ int. weak pull down.

Almador check ver.0.5

PANEL ID TABLE (S.E.)

	ID0	ID1	ID2	ID3
LG	1	1	0	0
SAMSUNG	0	0	1	0
FEU				

Acer Incorporated
 21F, 88, Sec. 1, Hsin Tai Wu Rd.,
 Hsichih, Taipei Hsien 221,
 Taiwan, R.O.C.

Acer




Title: **VCH**

Size: A3 | Document Number: **MONARCH -- 00214** | Rev: **-1**

Date: 11/2001 | Sheet: 11 of 33

CRT



Ferrite bead impedance:
75ohm@1.00MHz



Layout Note:
Must be a ground return path between this ground and the ground on the VGA connector.

37.4_1% resistors must be placed after RGB pi filter, near CRT connector.


LCD/INVERTER CONN



DIFFERENTIAL GND MUST LAY AROUND SIGNAL AND CAN'T USE THE SAME PATH WITH PWR GND


		Acer Incorporated 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title LVDS/ LCD I/F CONN	
Size A3	Document Number MONARCH -- 00214	Rev -1	Date: 11.2001
Sheet 12 of 33			

PCI I/F Pullups
















ICH_PME# has weak internal pullup.

Interrupt I/F Pullups



ICH3-M PART A



Fix a bug in ICH3-M
AO silicon 11/01

No Stuff 12/07


Change to 10 Ohm for stability
Need stronger pull-down.
11/17

Acer Incorporated
21F, 88, Sec. 1, Hsin Tai Wu Rd.,
Hsiehlin, Taipei Hsien 221,
Taiwan, R.O.C.

Title: **ICH3-M(1/3) PCI, HUBLINK, SM, CPU, INT**

Size: A3 | Document Number: **MONARCH -- 00214** | Rev: -1


Date: 11/2001 | Sheet: 13 of 33



*Within a given well, 5VREF F needs to be up before the corresponding 3.3V rail
FPET7 Elec. P3-62

ICH3 H/W Pin Straps FM-1882

AC_SDO UT	SAFE MODE	Rising Edge of FWR OK	This signal has a weak int. pull-down. If the signal is sampled high, the ICH3 will set the CPU speed strap pins for safe mode.
EE_DOU T	Reserved		System designers should include a placeholder for a pull-down resistor on EE_DOUT but do not populate the resistor.
GNT[A] #	TOP-SWAP OVERRIDE	Rising Edge of PWR OK	This signal has a weak int. pull-up. If the signal is sampled low, this indicates that the system is strapped to the "TOP-SWAP" mode (ICH3 will invert A16 for all cycles targeting FWH BIOS spacing). Note that SW will not be able to clear the Top-Swap bit until the system is rebooted w/o GNT[A]# being pulled down.
DPRS L P VR	HUB INTER FACE TERMINATION SCHEME (PARALLEL vs. SOURCE)	Rising Edge of PWR OK	If this signal is sampled low (default due to weak int. pull-down), the termination scheme will be set to source. If this signal is sampled high (via an ext. pull-up to Vcc1_8), the termination scheme will be set to parallel.
SPKR	NO REBO T	Rising Edge of PWR OK	This signal has a weak int. pull-down. If the signal is sampled high, this indicates that the system is strapped to the "No Reboot" mode (ICH3 will disable the TXO Timer system reboot feature).



Decoupling Recommendation

+1.5VRUN	0.1uF * 2 1uF / 16V * 1
1.8VRUN	0.1uF * 5 47pF * 2
1.8VSUS	0.1uF * 3
1.8V_ICH LAN	0.1uF * 2
3.3VRUN	0.1uF * 1.3 47pF * 5
3.3VSUS	0.1uF * 8
3.3V_ICH LAN	0.1uF * 2 47pF * 1


From Kris 8/10

Acer Incorporated
21F, 88, Sec. 1, Hsin Tai Wu Rd.,
Hsichih, Taipei Hsien 221,
Taiwan, R.O.C.





Title: **ICH3-M(3/3) POWER, VSS, BYPASS CAPS**

Size A3 Document Number **MONARCH -- 00214** Rev -1

Date: 11/2001 Sheet 15 of 33



3COM LAN




To Digital GND for Heatsinking Purpose

VSSX4 is the GND PAD for pins REF10 & REF100.

For 3COM DVT testing purpose




Crystal away from Magnetics.
As close as possible to 3C920



Cardbus Controller TI1410A

MINIPCI SLOT

Support 802.11 or 802.11+Bluetooth Combo Module ONLY



MINIPCI SPEC.

Pin#	Signal	Pin#	Signal
101	GND	102	GND
103	AC_SYNC	104	M66EN
105	AC_SDATA_INA	106	AC_SDATA_OUT
107	AC_BIT_CLK	108	AC_SDATA_INB
109	AC_PRIMARY#	110	AC_RESET#
111	MOD_AUDIO_MON	112	RESERVED
113	AUDIO_GND	114	GND
115	SYS_AUDIO_OUT	116	SYS_AUDIO_IN
117	SYS_AUDIO_OUT_GND	118	SYS_AUDIO_IN_GND
119	AUDIO_GND	120	AUDIO_GND
121	VCC5A	122	MPCIACT#
123		124	3.3VAUX


POWER REQUIREMENT TOTAL = 2W
 +5VRUN = 1.00 mA
 +3VAUX = 375 mA MAX

Acer Incorporated
 21F, 88, Sec. 1, Hsin Tai Wu Rd.,
 Hsichih, Taipei Hsien 221,
 Taiwan, R.O.C.


Title: **MINIPCI CONN**

Size: A3 Document Number: **MONARCH -- 00214** Rev: **-1**


Date: 11/2001 Sheet 20 of 33




15 Ohm Serie R and 15K Ohm Pull-down R had been integrated i nto ICH3-M



TO C DOCK




AUDIO BOARD CONN




		Acer Incorporated 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: USB/LED CONN			
Size: A3	Document Number: MONARCH -- 00214	Rev: -1	
Date: 11/2001	Sheet 21 of 33		


GOLDEN FINGER FOR DEBUG BOARD
No use on P.T.






Verify security feature settings and pinout




Boot Device must have ID [3:0] = 0000
Has internal pull-down resistors
FPET7 Elec. P3-46




KB CONN





FIR




TOUCHPAD CONN




SERIAL PORT






HDD, CDROM , FDD LED




CAPS LOCK, NUM LOCK , SCROLL LOCK LED




POWER LED


Check +5VSUS or +5VALW




BLUETOOTH LED



LED & BUTTON BD CONN




BATTERY LED







P.T.


- Pin 2 0: +3VRUN
- Pin 1 8: CAP_LED#
- Pin 16: GND
- Pin 14: NC
- Pin 12: GND
- Pin 1 0: ACT_LED
- Pin 8 : BATT_LED
- Pin 6: GND
- Pin 4: KSO10
- Pin 2: GND
- Pin 19: NUM_LED#
- Pin 17: SCR_LED#
- Pin 15: GND
- Pin 13: NC
- Pin 11: PWR_LED
- Pin 9: BATT2_LED
- Pin 7: GND
- Pin 5: KSO_17
- Pin 3: GND
- Pin 1: POWER_SW#

		Acer Incorporated 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		LED BUTTON BD CONN	
Size A3	Document Number	MONARCH -- 00214	
Date: 11/2001	Sheet	26	of 33






Plz refer to P.2 for the Setting Difference between Cu-T and Tualatin.



D4	D3	D2	D1	D0	Vout (V)
0	0	0	0	0	1.75
0	0	0	0	1	1.70
0	0	0	1	0	1.65
0	0	0	1	1	1.60
0	0	1	0	0	1.55
0	0	1	0	1	1.50
0	0	1	1	0	1.45
0	0	1	1	1	1.40
0	1	0	0	0	1.35
0	1	0	0	1	1.30
0	1	0	1	0	1.25
0	1	0	1	1	1.20
0	1	1	0	0	1.15
0	1	1	0	1	1.10
0	1	1	1	0	1.05
0	1	1	1	1	1.00

S1	S0	Vout (V)
GND	GND	0.975
GND	REF	0.950
GND	Float	0.925
GND	VCC	0.900
REF	GND	0.875
REF	REF	0.850
REF	Float	0.825
REF	VCC	0.800
Float	GND	0.775
Float	REF	0.750
Float	Float	0.725
Float	VCC	0.700
VCC	GND	0.675
VCC	REF	0.650
VCC	Float	0.625
VCC	VCC	0.600

ZMODE	SUS	Vout Determined by:
GND	GND	Logic Level of D0 - D4
VCC	GND	Impedance of D0 - D4
X	VCC	Logic Level of S0, S1





Acer Incorporated
 21F, 88, Sec. 1, Hsin Tai Wu Rd.,
 Hsichih, Taipei Hsien 221,
 Taiwan, R.O.C.

Title: **CPU VCORE/VCC2**



Size: A3 | Document Number: **MONARCH -- 00214** | Rev: **-1**

Date: 11, 2001 | Sheet: 29 of 33



1. 8VSUS





1. 5VSUS



Vio



		Acer Incorporated 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	CPU IO, 1.5V, 1.8V & 12V		
Size	A3	Document Number	Rev
		MONARCH -- 00214	-1
Date:	11, 2001	Sheet	30 of 33



No St uff

No St uff

Acer		Acer Incorporated 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title DCDC 3W/5V			
Size A3	Document Number	MONARCH -- 00214	
Date: 11/01/2001	Sheet	31	of 33

Impedance measurement coupon

Trace length >= 4 inches

