

MOLOKAI Block Diagram

SPR.01.2004

Project Code:91.43E01.001

03249-SC

PCB LAYER

- L1 : COMPONENT
- L2 : GND
- L3 : SIGNAL1
- L4 : SIGNAL2
- L5 : VCC
- L6 : GND
- L7 : SIGNAL3
- L8 : COMPONENT


DC/DC IMVP4	
Switching Power ISL6218 32	
INPUTS	OUTPUT
DCBATOUT	VCC_CORE

SYSTEM DC/DC	
MAX1715 34	
INPUTS	OUTPUTS
DCBATOUT	1D35V_S0 2D5V_S3

DC/DC&CHARGER	
MAX1645 35	
INPUTS	OUTPUTS
AD+	BT+

DC/DC	
MAX1999 33	
INPUTS	OUTPUTS
DCBATOUT	3D3V_S5 5V_S5

G913C/APL1085 APL5331kAC/G1211X	
38	
INPUTS	OUTPUTS
3D3V_S0	1D8V_VCCA_S0
3D3V_S5	1D5V_S5
3D3V_S0	1D5V_S0
2D5V_S3	1D25V_S0
1D35V_S0	VCC_IO_S0



Wistron Confidential

DELL		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title: BLOCK DIAGRAM			
Size: A3	Document Number: MOLOKAI	Rev: SC	
Date: Monday, April 05, 2004	Sheet: 1	of: 39	

S5

5V_S5 ○—◇— 5V_S5 18,33,34,36
 3D3V_S5 ○—◇— 3D3V_S5 4,16,17,18,28,30,31,33,36,38,39
 1D5V_S5 ○—◇— 1D5V_S5 18,38
 VCC_RTC_S5 ○—◇— VCC_RTC_S5 17

S3

3D3V_S3 ○—◇— 3D3V_S3 14,25,28,30,34,36,39
 2D5V_S3 ○—◇— 2D5V_S3 7,9,10,11,34,38,39
 1D25V_DDRVREF_S3 ○—◇— 1D25V_DDRVREF_S3 7,10,34

S0

5V_S0 ○—◇— 5V_S0 13,14,17,18,19,20,24,26,28,30,32,34,36,38,39
 3D3V_S0 ○—◇— 3D3V_S0 3,7,8,9,10,13,14,15,16,17,18,19,20,21,22,24,25,26,27,29,30,31,32,36,38,39
 1D5V_S0 ○—◇— 1D5V_S0 7,8,9,15,16,18,27,38,39
 1D25V_S0 ○—◇— 1D25V_S0 11,12,38
 1D35V_S0 ○—◇— 1D35V_S0 7,9,34,38,39
 VCC_CORE_S0 ○—◇— VCC_CORE_S0 6,32,39
 VCC_IO_S0 ○—◇— VCC_IO_S0 4,5,6,7,9,17,18,32,38,39
 1D8V_VCCA_S0 ○—◇— 1D8V_VCCA_S0 5,38

AC-IN / BAT-IN

AD+ ○—◇— AD+ 35,37,39
 DCBATOUT ○—◇— DCBATOUT 14,32,33,34,35,36,38,39

LAN-AC

3D3V_LAN_S5AC ○—◇— 3D3V_LAN_S5AC 23,29,36,37

OTHERS

5V_AUX ○—◇— 5V_AUX 30,31,33,35,37,38,39
 3D3V_AUX ○—◇— 3D3V_AUX 14,17,33
 3D3V_RTC ○—◇— 3D3V_RTC 17,28
 ICH_VBIAS ○—◇— ICH_VBIAS 17
 MAX1999_REF ○—◇— MAX1999_REF 33,38
 MAX1999_VCC ○—◇— MAX1999_VCC 33

5VA_AUD_S3 ○—◇— 5VA_AUD_S3 24 → **AUDIO**
 3D3V_LCD_S0 ○—◇— 3D3V_LCD_S0 14 → **LCD**
 CRT_VCC_S0 ○—◇— CRT_VCC_S0 13 → **CRT**
 TV3D3V1_S0 ○—◇— TV3D3V1_S0 15 → **TV-OUT**
 TV3D3VA_S0 ○—◇— TV3D3VA_S0 15
 TV3D3V2_S0 ○—◇— TV3D3V2_S0 15
 TV1D5V_S0 ○—◇— TV1D5V_S0 15

PCI TABLE

DEVICE	IDSEL	IRQ	REQ# / GNT#
SD/MS CARD READER+1394 PCI7420	AD20	PIRQB# PIROC# PIRQF#	REQ#1 / GNT#1
MINI PCI 802.11B/G	AD17	PIRQE# PIRQG#	REQ#0 / GNT#0
LAN BCM4401	AD21	PIRQD#	REQ#4 / GNT#4

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Table of Content**

Size: A3 Document Number: **MOLOKAI** Rev: **SC**

Date: Saturday, April 17, 2004 Sheet 2 of 39





Host Freq. Setting

FS1/0 = 00 166MHz
 FS1/0 = 01 100MHz
 FS1/0 = 10 200MHz
 FS1/0 = 11 133MHz


FS2 = 0 unbuffer mode (disable 66MHz-IN)
 FS2 = 1 buffer mode

Mult0 = 0 Rr=221,Iref=5mA =>Vswing=1.0V@50ohm
 Mult0 = 1 Rr=475,Iref=2.32mA =>Vswing=0.7V@50ohm

CPU & MEMORY Freq. Selection



CK-408



SC:Because codec
 change to use
 crystal so dummy
 CLK source
 01/15/2004



DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock GEN.**


Size A3 Document Number **MOLOKAI** Rev **SC**

Date: Thursday, April 15, 2004 Sheet 3 of 39

ITP Debug Pad




R439
27D4R3F
Should place near conn.

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title <p style="text-align: center;">ITP</p>	
Size A3	Document Number <p style="text-align: center;">MOLOKAI</p>	Date: Thursday, April 15, 2004	Sheet 4 of 39
		Rev SC	






CPU VCCA POWER:

At Dothan CPU application, POWER is 1.5V or 1.8V.






For CPU VCCA[0:3] PLL
place one 0.01u & 10u for
each VCCA pin



Layout note:
COMP0 and COMP2 need to
be Zo=27.4ohm traces.
COMP1 and COMP3 should be
routed asx Zo=54.9ohm,
traces shorter than 0.5".




Title		
Banias CPU (1 of 2)		
Size	Document Number	Rev
A3	MOLOKAI	SC
Date:	Thursday, April 15, 2004	Sheet 5 of 39



This two cap should connect to VSSADAC first then to GND


Reference Voltage: 2/3 Vcc_IO_S0



		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title <p style="text-align: center;">Montara (3 of 3)</p>	
Size A3	Document Number <p style="text-align: center;">MOLOKAI</p>	Rev SC	
Date: Thursday, April 15, 2004		Sheet 9 of 39	


DIMM1

DIMM2




REVERSE TYPE

Top Side



NORMAL TYPE

BOT side



(Normal Type)
DIMM 2 (BOT side)


(REVERSE TYPE)
DIMM 1 (Top side)

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **DDR Socket**

Size: Document Number
 Custom: **MOLOKAI** Rev: **SC**

Date: Thursday, April 15, 2004 Sheet 10 of 39




FOR DDR SKTS POWER PIN
 10u_6.3V*1,0805-X5R
 0.1u_10V*24,0402-X5R




DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: DDR Decoupling CPA			
Size: A3	Document Number: MOLOKAI		Rev: SC
Date: Thursday, April 15, 2004	Sheet: 11	of 39	

SERIES DAMPING





PARALLEL TERMINATION

Put decap near power(1.25V) and pull-up resistor




Command Signals USE Topology 2



Title		DDR Serial/Terminator Resistor	
Size	Document Number	MOLOKAI	
A3		Rev	SC
Date:	Thursday, April 15, 2004	Sheet	12 of 39


Ferrite bead impedance:
75ohm@100MHz

CRT




Layout Note:
Must be a ground return path for CRT_R, CRT_G, CRT_B

DDC_CLK & DATE LEVEL SHIFT




DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CRT CONN.			
Size	Document Number	Rev	
A3	MOLOKAI	SC	
Date:	Thursday, April 15, 2004	Sheet	13 of 39

LCD CONN





INVERTER/LED



- C284 SC1000P50V PWR_STBY_LED#
- C286 SC1000P50V 80211_LED#
- C294 SC1000P50V FPBACK
- C291 2 SCD1U16V BRIGHTNESS
- C283 SC1000P50V HDD_LED#
- C285 SC1000P50V CAPS_LED#
- C287 SC1000P50V NUM_LED#
- C289 SC1000P50V CHARGE_LED#

Change Inv1 to 20.D0144.215
2nd source:20.D0070.215









	S0/S1	S3	S4	S5	Functions	when LID is closed
Power On / Battery Low LED (PWR_LED#)	LOW	HIGH	HIGH	HIGH		readable
Sleep / Waking LED (STDBY_LED#)	HIGH	LOW	HIGH	HIGH	(Don't flash during waking)	readable
Disk Media (MEDIA_LED#)					HDD,ODD access indicator	not readable
Charging LED (CHARGE_LED#)					On when charging. Flashing when charging error is occurred.	not readable
Wireless LED (80211_LED#)					On when wireless is On	not readable
NUM Lock (NUM_LED#)					On when Number key is locked	not readable
CAPS Lock (MEDIA_LED#)					On when Caps lock is On	not readable

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **LCD CONN & INVERTER**

Size: A3	Document Number: MOLOKAI	Rev: SC
Date: Thursday, April 15, 2004		Sheet: 14 of 39




CH7011 Address:

0X75	AS pull-up	(int. pull-up)
0X76	AS pull-down	

Power up default:

NTSC	GPIO0 pull-down
PAL	GPIO0 pull-up (int. pull-up)







DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TV_ENCODER**

Size A3 Document Number **MOLOKAI** Rev **SC**

Date: Thursday, April 15, 2004 Sheet 15 of 39









	SW1-4	SW2-3
CHKPW ENABLE	ON	X
BOOTBLOCK ENABLE	X	ON

ICH4 Integrated Pull-up and Pull-down Resistors

EE_DIN, EE_DOUT, PME#, FWRBTN# GNT[B:A]#/GNT[5]#/GPIO[17:16], LAD[3:0]#/FWH[3:0]#, LDRQ[1:0],	ICH4 internal 20K pull-ups
LAN_RXD[2:0]	ICH4 internal 10K pull-ups
AC_BITCLK, AC_RST#, AC_SDIN[2:0], AC_SDOUT, AC_SYNC, DPRSLPVR, SPKR	ICH4 internal 20K pull-downs
USB[5:0][P,N]	ICH4 internal 15K pull-downs
PDD[7]/SDD[7], PDDREQ / SDDREQ	ICH4 internal 11.5K pull-downs
LANCLK	ICH4 internal 100K pull-downs

ICH4 IDE Integrated Series Termination Resistors

PDD[15:0], SDD[15:0], PDIOW#, SDIOW#, PDIOR#, PDIOW#, PDREQ, SDREQ, PDDACK#, SDDACK#, PIORDY, SIORDY, PDA[2:0], SDA[2:0], PDCS1#, SDCS1#, PDCS3#, SDCS3#, IRQ14, IRQ15,	approximately 33 ohm
---	----------------------






HUB INTERFACE LAYOUT
Route signals with 20 mil space routing, to others group traces
Signals must match +/- 0.1" of HUB_STB/STB# signals.

Banias/Montara-GM
Checklist Ver.2.0
48.7 ohm 1% pull up to 1D5V_S0

Banias/Odem RDPD
P.120
When board impedance is 55 +/-15% Ohm
36.5 ohm to GND

CLOSE TO PIN with in 0.5" 10 mil trace, 20 mil space




DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH4-M (1 of 3)**


Size: A3 Document Number: **MOLOKAI** Rev: **SC**

Date: Thursday, April 15, 2004 Sheet 16 of 39




A5	VCC3_3	VSS	B22
B2	VCC3_3	VSS	AC23
Hb	VCC3_3	VSS	AC18
J1	VCC3_3	VSS	AC14
K6	VCC3_3	VSS	AC10
M10	VCC3_3	VSS	AC5
P6	VCC3_3	VSS	AC1
U1	VCC3_3	VSS	AB20
P12	VCC3_3	VSS	AB7
V10	VCC3_3	VSS	AA22
V16	VCC3_3	VSS	AA16
V18	VCC3_3	VSS	AA12
AC8	VCC3_3	VSS	AA9
AC17	VCC3_3	VSS	AA3
H18	VCC3_3	VSS	Y19
J18	VCC3_3	VSS	Y7
E9	VCCLAN3_3/VCCSUS3_3	VSS	W22
F9	VCCLAN3_3/VCCSUS3_3	VSS	W8
E11	VCCSUS3_3	VSS	W5
V9	VCCSUS3_3	VSS	M20
V8	VCCSUS3_3	VSS	V17
V7	VCCSUS3_3	VSS	V15
F15	VCCSUS3_3	VSS	V3
F16	VCCSUS3_3	VSS	T23
F17	VCCSUS3_3	VSS	P20
F18	VCCSUS3_3	VSS	T19
K14	VCCSUS3_3	VSS	T1
K10	VCC1_5	VSS	R21
K12	VCC1_5	VSS	R18
K18	VCC1_5	VSS	R5
K22	VCC1_5	VSS	P22
P10	VCC1_5	VSS	P13
T18	VCC1_5	VSS	P1
V14	VCC1_5	VSS	N23
U19	VCC1_5	VSS	N21
L23	VCCCHI	VSS	N19
M14	VCCCHI	VSS	N14
P18	VCCCHI	VSS	N13
T22	VCCCHI	VSS	N12
F6	VCCLAN1_5/VCCSUS1_5	VSS	N11
F7	VCCLAN1_5/VCCSUS1_5	VSS	N10
E12	VCCSUS1_5	VSS	N5
R6	VCCSUS1_5	VSS	M13
T6	VCCSUS1_5	VSS	M12
U6	VCCSUS1_5	VSS	M11
G18	VCCSUS1_5	VSS	M1
E13	VCCSUS1_5	VSS	M22
F14	VCCSUS1_5	VSS	L21
E20	VCCSUS1_5	VSS	L14
E7	V5REF	VSS	L13
V6	V5REF	VSS	L12
E15	V5REF_SUS	VSS	L11
P14	V_CPU_IO	VSS	L10
U18	V_CPU_IO	VSS	K23
AA23	V_CPU_IO	VSS	U20
C22	VCCPLL	VSS	K19
D1	VSS	VSS	K13
C23	VSS	VSS	K11
C21	VSS	VSS	K3
C19	VSS	VSS	H1
C17	VSS	VSS	J6
C15	VSS	VSS	G21
C6	VSS	VSS	G19
D22	VSS	VSS	G6
B20	VSS	VSS	G3
B18	VSS	VSS	F8
B16	VSS	VSS	E22
B12	VSS	VSS	E21
B9	VSS	VSS	E19
A22	VSS	VSS	E18
A20	VSS	VSS	E17
A18	VSS	VSS	E16
A16	VSS	VSS	E14
A4	VSS	VSS	E10
A1	VSS	VSS	D23
			D21
			D19
			D17
			D15
			D12
			D8
			D4


*Within a given well, 5VREF needs to be up before the corresponding 3.3V rail










PCIRST#_3 3V to 5V level shift for HDD & CDROM

Mini PCI 802.11B/G






 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Title	
		Mini PCI Socket	
Size	Document Number	Rev	
A3	MOLOKAI	SC	
Date:	Thursday, April 15, 2004	Sheet	19 of 39






PCMCIA socket



DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title: CARDBUS CONN / PWR SW			
Size: A3	Document Number: MOLOKAI	Rev: SC	
Date: Wednesday, April 14, 2004	Sheet: 20	of	39







For SD/MS Card Power



DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **SD/MS CARD READER AND 1394**

Size A3	Document Number	Rev SC
MOLOKAI		
Date: Thursday, April 15, 2004	Sheet 22	of 39





AUDIO OP

GAIN0	GAIN1	AV
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB




SB: Change to J2 that one

SB: 2004/03/09 To solve speaker pop sound issue




CDROM




Optical Bay ID,00 CDROM;01 2nd-HDD

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title HDD/CD ROM	
Size A3	Document Number MOLOKAI		Rev SC
Date: Thursday, April 15, 2004		Sheet 26 of 39	

Boot Device must have ID[3:0] = 0000
 Has internal pull-down resistors
 All may be left floated
 FPET7 Elec. P3-46





Unused FGPI pins must not be float



SB: Because new add R684
 is 330 ohm so need change
 R260 from 1K to 4.7K to
 make FWH_INIT# low level
 be correct


SB: for SIV pass




DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **FWH/Debug Port**

Size A3	Document Number MOLOKAI	Rev SC
Date: Thursday, April 15, 2004	Sheet 27	of 39




Internal Keyboard Connector




Keyboard Matrix

	US	JAP	Europe
MATRIX1	LOW	LOW	HIGH
MATRIX2	LOW	HIGH	LOW

For EMI



TouchPad Connector




DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **KBC/KB&TPAD CONN**

Size	Document Number	Rev
Custm	MOLOKAI	SC

Date: Thursday, April 15, 2004 Sheet 28 of 39


MDC CONN




USB PORT

SB:03/05/2004 Add C399 and C390 for USB Droop test pass

NEAR CONNECTOR




Dual USB switch




Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title MDC CONN & USB CONN		
Size A3	Document Number MOLOKAI	Rev SC
Date: Thursday, April 15, 2004	Sheet 29	of 39

Power ON Circuit



PWRBTN




SB: 2004/03/05

Deep Sleep
 $100k/(100k+1.21k)=98.79\%$
 OffSet= 1.21%

Active Deep Deeper
 DPRSLPVR 0 0 1
 STP_CPU# 1 0 0

$$IFL = (RISEN * 32\mu A * n) / R_{ds(on)} = 1.96k * 32\mu A * 2 / 5mR = 25.157A$$

FDS7088N3 $R_{ds(on)} = 5mR$



For Banias/ULV CPU:

- Active Mode:**
 1. Highest Frequency: VID=1.484V/1.00V
 2. Lowest Frequency: VID=0.956V/0.85V
- Deep Sleep Mode:**
 1. Highest Frequency: VID=1.484V, Offset=-1.2% -> VID=1.466
 2. Lowest Frequency: VID=0.956V, Offset=-1.2% -> VID=0.945
- Deeper Sleep Mode:**
 VID=0.748V


$V_{OCSET} = 1.75V$
 $V_{DRSV} = 0.75716V$
 $V_{BOOT} = 1.2611V$
 $I_{OCSET} = 12.5\mu A \Rightarrow$
 $OCP = 125\% - 175\%$

IMVP IV
 Load Line Slope : 3mR
 32A => 96mV
 Rdroop = 96mV / 32uA

PWRCH Low => One Phase

5_H_VID[5..0]

R85 DUMMY-R2 17 VGATE
 C98 DUMMY-C2



VCC_IO_S0-->Delay 3mS-->CPUCORDE_ON_DELAY

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **IMVP IV-CPU POWER-ISL6218**

Size A3	Document Number	MOLOKAI	Rev SC
Date: Thursday, April 15, 2004	Sheet	32	of 39

SYSTEM DC/DC 3D3V_S5/5V_S5

OCP:6A~8A

OCP:7.5A~10.5A




SKIP# = VCC : PWM MODE
 SKIP# = GND : SKIP MODE
 SKIP# = REF/Floating : Ultrasonic MODE
 (25KHz min)


Ton = VCC : 200KHz/300KHz
 Ton = GND : 400KHz/500KHz
 (5V/3D3V)

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title MAX1999/3D3V_S5/5V_S5	
Size A3	Document Number MOLOKAI	Rev SC	
Date: Thursday, April 15, 2004	Sheet 33	of 39	

SYSTEM DC/DC 2D5V_S3/1D35V_S0




1D25V_DDRVREF_S3 need 10 mil and must near NB/DIMM



SC: Change D42 to SSM34A for 2.5V undershoot issue


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title MAX1715/2D5V_S3/1D35V_S0	
Size A3	Document Number MOLOKAI	Rev SC	Date: Thursday, April 15, 2004
Sheet 34 of 39		Date: Thursday, April 15, 2004	

CHARGER CIRCUIT



source PN: 74.01645.07S
0x12

System constant power setting 98%
 $V_{CLS} = 4.096 (V_{REF}) * \{16.2K(R7) / [40.2k(R6) + 16.2K(R7)]\} = 1.1765V$
 $I_{max} = 1.1765 / (20V * 20m\ ohm) = 2.94A$
 constant power setting = $2.94 * 20 = 58.8W$




DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CHARGER&MicroP**


Size	Document Number	Rev
Custpm	MOLOKAI	SC

Date: Thursday, April 15, 2004 Sheet 35 of 39


LAN Power




Run Power




Suspend Power




 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Title	
		PWR Plane SW / VCC_IO_S0	
Size	Document Number	Rev	
A3	MOLOKAI	SC	
Date:	Thursday, April 15, 2004	Sheet	36 of 39


TV BD Conn



Battery Conn



Adaptor In Circuit




DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title
Battery Conn/TV BD Conn/Adaptor In Circuit


Size A3	Document Number MOLOKAI	Rev SC
Date: Thursday, April 15, 2004	Sheet 37	of 39

BATTERY LOW3 DETECTOR




At Dothan CPU application, POWER is 1.5V or 1.8V.


3D3V_S0 --> 1D8V_VCCA_S0 (For CPU VCCA)




3D3V_S5 --> 1D5V_S5




3D3V_S0 → 1D5V_S0



2D5V_S3 → 1D25V_S0



1D35V_S0 → VCC_IO_S0 (1.05V)













DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
BATTERY/LDO/Adaptor In

Size A3 Document Number
MOLOKAI Rev **SC**

Date: Thursday, April 15, 2004 Sheet 38 of 39



34.41Q08.001
BOT SIDE

34.41P25.001
TOP SIDE

34.34S02.001
BOT SIDE

34.41P23.001
BOT SIDE

34.41D14.001
TOP SIDE

34.41P18.001
TOP SIDE

34.45V04.001
BOT SIDE

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **MISC**

Size A3	Document Number	Rev SC
Date: Thursday, April 15, 2004	Sheet 39 of 39	

02/02/2004

SB: Change by ME

SB: New add
left to
power button