


ACL10 LA-1331 BLOCK DIAGRAM



UNCONTROLLED DOCUMENT

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
1.2VP	1.2VP switched power rail for CPU VID	ON	OFF	OFF
+1.25VS	1.25VS power rail	ON	OFF	OFF
+1.5VS	AGP 4X	ON	OFF	OFF
+1.8VALW	1.8V always power rail	ON	ON	ON*
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+2.5V	2.5V power rail	ON	ON	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V	3.3V power rail	ON	ON	OFF
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5V	5V power rail	ON	ON	OFF
+5VS	5V switched power rail	ON	OFF	OFF
+12VALW	12V always on power rail	ON	ON	ON*
+12V	12V power rail	ON	ON	OFF
+12VS	12V switched power rail	ON	OFF	OFF
RTCVCCE	RTC power	ON	ON	ON
+SDREF	+SDREF power	ON	ON	OFF

Note: "ON" means that this power plane is "ON" only with AC power available, otherwise it is "OFF".

External PCI Devices

Device	IDSEL#	REQM/GNT#	Interrupts
IEEE 1394	AD16	0	PIRGA
Mos PCI	AD18	1/4	PIRGC/PIRGD
CardBus	AD20	2	PIRGA/PIROB
LAN	AD17	3	PIROB
SM	AD22	-	PIRGC/PIRGD

EC SM Bus1 address

Device	Address
Smart Battery	0001 01130
EEPROM(CH39G2) (PC54)	1010 00030
	1011 00030

EC SM Bus2 address

Device	Address
MAX8654MEE	1001 11030
OZ105	1011 01000 (84H)
Smart Battery	0001 01130
OOKing	0011 01130
DOT Board	XXXX XXXX

ICH3-M SM Bus address

Device	Address
Clock Generator W320-04 / IC350508-05	1101 0000

DDR SODIMM SM Bus address

DDR SLOT	SA2	SA1	SA0
DDR SODIMM0 (REVERSE)	0	0	0
DDR SODIMM1 (NORMAL)	0	0	1

PIR

REV 0.1

Date	Page	Description
20051120	1	Change P12/P13 to 6-2K ohm for Intel recommend
20051209	14	Shift R06 +102 Ohm and re-test R00 for Class 4H of MDC modules
20051209	15	Change L26 & L29 to 6 Ohm for EMI issue
20051209	16	Change R28 power plane to +3VALW for Resistor-Load Power plane(+3VALW)
20051209	17	DEL C13, C61, C371 for EMI issue
20051209	17	Change L37 power plane to +1.8VS for Intel recommend
20051209	17	Change R278 power plane to +3VS for Intel recommend
20051209	17	Change U28 (RV22, U18 & P14 power plane to +CPU_CORE for Intel recommend
20051209	17	Change R284 power plane to +3VALW for Intel recommend
20051209	18	Change "SMB_ALERT#" power plane to +3VALW for "RESUME_WELL" power plane(+3VALW)
20051209	18	Exchange Q13 D14 D18, D17 D18 and R08 R34 R30 R39 to RP130, R086, R088 for cost-down
20051209	20	Add Q43 for leakage
20051209	21	Exchange L42 to L52, L53, L54, L56 for M6.0 solution
20051209	27	Add Q42 for leakage
20051209	31	Add R405 for PCB Spec.
20051209	34	Add C366, C368 for EMI solution
20051209	35	EC control "EC_RDMISST#" --> "DEL_R02, Sulf Res.
20051209	36	Change R07 to 100K for "V_GATE" of Max1750A issue --> Change PR1134 = 0 Ohm
20050407	38	Change PR08 from 10k, 1% to 10.5k, 1% (process default to 5.12V)
20020510	40	Change PR01 from 2.15k, 1% to 1.87k, 1% (CPU thermal OTP from 83+3C to 85+3C)
20050407	42	Add PR147, PR161 to 2.7, 0.050, for EMI requirement
20020510	42	Add PC120, PC121, PC122 to 100 Ohm for ESD
20020510	42	Add P044 to 207000 for CPU SPEED STEP
20020407	42	Change PR136, PR152 from 0 to 2.2 for EMI requirement
20020510	42	Change PR143 from 53.8k, 1% to 100k, 1% for CPU OCP
20020510	42	Change PR145 from 100k, 1% to 53.8k, 1% for CPU OCP
20020510	42	Change PR148 from 30k, 1% to 48.7k, 1% for CPU OCP
20020510	42	Change PL117 VIM from +2.0VP to +3VALW

REV 0.2

Date	Page	Description
20050511	40	Change PR11 and PR12 design by high active for AC-81 issue

REV 0.3

Date	Page	Description
None		

REV 1.0

Date	Page	Description
None		

REV 2.0

Date	Page	Description
20050610	20	OCR (For LAN Issue) +1-Resistor U18 and for Resistor application notice +2-Change R204 from 5.8k-1% to 5.8k +-1% +3-Change L23 from 4.75k to 0 ohm

UNCONTROLLED DOCUMENT

THIS SHEET OF MECHANICAL DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CONTROL OF THE COMPETENT DIVISION OF THIS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. AND SHOULD BE DESTROYED WITH THE INFORMATION CONTAINED HEREIN BY OR ON BEHALF OF ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Schematic, M/B LA-1331

Doc No: 401207


Date: 11/06/2002

Sheet 3 of 31


Layout note:

Place close to CPU. Use 2-3 vias per PAD.
Place 22uF caps underneath balls on solder side.
Place 10uF caps on the peripheral near balls.
Use 2-3 vias per PAD.


Please place these cap in the socket cavity area



Please place these cap on the socket north side




Please place these cap on the socket south side




Layout note:

Place close to CPU power and ground pin as possible (1 inch)

Use 82K 25m ohm cap total 82K+2.5m ohm




CPU Voltage ID




UNCONTROLLED DOCUMENT

EMI Clip PAD for CPU



THIS SHEET OF DRAWINGS CONTAINS THE PROPRIETARY PROPERTY OF COMPAQ ELECTRONICS, INC. AND IS STRICTLY CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTOMER TO THE COMPETITIVE DIVISION OF ANY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAQ ELECTRONICS, INC. WITHIN THIS SHEET ARE THE INFORMATION CONTAINED MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAQ ELECTRONICS, INC.

Compaq Electronics, Inc.	
Title	SCHEMATIC, M/B LA-1331
Date	4/12/97
Drawn	JL
Date	MAY 11 1998 2000
Sheet	6 of 83



GTL Reference Voltage

Layout note:

- 1. Place R, E and R, F near MCH
- 2. Place decoupling cap Z00PF near MCH pin (Within 500µm)

AGP_ST0
0-System memory is DDR
1-System memory is SDR

HUB Interface Reference

Layout note:




- 1. Place R, C and R, D in middle of Bus
- 2. Place capacitors near MCH

Compal Electronics, Inc.



SCHEMATIC, M/B LA-1331

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE OFFICE OF THE COMPETENT DIVISION OF THE ORIGINATING ENTITY AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHIN THIS BUREAU OR THE INFORMATION CONTAINED MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Layout note : Processor system bus
Distribute as close as possible
to MCH Processor Quadrant (between VT1F5B and V55 pin)







Layout note : AG7/CORE
Distribute as close as possible
to MCH Processor Quadrant (between VCCAGP/VCCCORE
and V55 pin)



Layout note : Hub-Link
Distribute as close as possible
to MCH Processor Quadrant (between VCCHL and V55 pin)





Layout note : DDR Memory Interface
Distribute as close as possible
to MCH Processor Quadrant (between VCCSM and V55 pin)









UNCONTROLLED DOCUMENT

Layout note:
Distribute as close as possible
to DDR-SODIMM.



Layout note:
Place one cap close to every 2 pull up resistors termination to
+1.25V



UNCONTROLLED DOCUMENT


Compal Electronics, Inc.

SCHEMATIC, M/B LA-1331

Doc No	Document Number	Rev
401207		3A
Date	U.S. 11/06/2002	Sheet 12 of 83

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET AND NOT BE TRANSMITTED FROM THE CONTROL OF THE COMPANY DIVISION OF AND REPRODUCED SECRETLY OR AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHIN THIS SHEET AND THE INFORMATION CONTAINED MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.





AGP CONN.




J18 PIN	ACL10	ATL02ACL00
25, 26, 27, 28	+5VALW	+5V
30	VS0B	X
31	NC11	V
32		Y




Int. Keyboard CONN.





TV_OUT CONNECTOR



CRT CONNECTOR

UNCONTROLLED DOCUMENT

Compal Electronics, inc.







Schematic, M/B LA-1331

Document Number:
401207




Date: 08/11/00

Sheet: 15 of 85

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF SAO DEPARTMENTS EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINED MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



SDM05V: N CHANNEL
VGS: 4.5V, RDS: 85 mOhm
I(MAX): 5.1A
VGS, -20V




UNCONTROLLED DOCUMENT

Compal Electronics, Inc.


Schematic Number: 401207

CardBus Controller OZ6933T (uBGA)



UNCONTROLLED DOCUMENT

SUPER I/O SMSc FDC47N227



Compal Electronics, inc.


SCHEMATIC, M/B LA-1331

Rev. B Docuware Number **401207** Rev. 3A





Date: **8/21/00 11:06:2002** Sheet **24** of **83**

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTOMER OF THE COMPLETE DIVISION OF SALES DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINED MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

FIR Module





PARALLEL PORT







AF00MM	CP2	8
LPTERR0	2	11
LPTERR1	2	11
LPTSLCT0	2	11
	BP4C_220PF	
	CP1	5
LPTSLCT	4	11
LPTSE	2	11
CP000	2	11
LPTC00	2	11
	BP4C_220PF	
	CP4	4
F00	1	11
F01	2	11
F02	2	11
F03	4	11
	BP4C_220PF	
	CP3	4
F04	1	11
F05	2	11
F06	2	11
F07	4	11
	BP4C_220PF	


THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAQ ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CONTEXT OF THE CURRENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAQ ELECTRONICS, INC. WITHIN THIS SHEET NONE OF THE INFORMATION CONTAINED MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAQ ELECTRONICS, INC.






UNCONTROLLED DOCUMENT





UNCONTROLLED DOCUMENT




16.30.21.22.27 Acp @ 31




SD Transfer Conn.




Power



Media I/F



System I/F










GPIO I/F



Test Pin











GPIO CS




UNCONTROLLED DOCUMENT


THIS SHEET OF ENGINEERING DRAWING IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CONTENT OF THE CONFIDENTIAL DIVISION OF THE COMPANY OR REPRODUCED OR DISCLOSED IN ANY MANNER WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



UNCONTROLLED DOCUMENT



THIS SHEET OF DRAWINGS IDENTIFIED IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPANY OR BE LOANED, REPRODUCED OR DISCLOSED TO ANY OTHER PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.














BOARD ID


REV	2A2	2A3	2A4
0.1	0	0	0
0.2	0	0	1
0.3	0	1	0
1.0	1	0	0

UNCONTROLLED DOCUMENT

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTOMER OF THE COMPETENT DIVISION OF THE GROUP OR REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

+1.8VALW To +1.8VS Transfer**+3VALW To +3V Transfer****+3VALW To +3VS Transfer****+3V & +3VS Discharge****+5VALW To +5V Transfer****+5VALW To +5VS Transfer****+5V & +5VS Discharge****+12VALW To +12V Transfer****+12VALW To +12VS Transfer**


UNCONTROLLED DOCUMENT
+12V & +12VS Discharge






Compal Electronics, Inc.

Schematic, M/B LA-1331




401207



Vin Detector		
High	18.764	17.901
Low	17.745	16.903
	17.063	16.038



Precharge detector			
15.34	15.48	14.20	
13.13	13.21	14.20	




UNCONTROLLED DOCUMENT

Compal Electronics, inc.

SCHEMATIC, M/B LA-1331

401207




Compal Electronics, inc.

Schematic, M/B LA-1331


Document Number: 401207

THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRETS INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF AID DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINED MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




**


PH1 under CPU bottom side :
CPU thermal protection at 87 degree C
Recovery at 48 degree C



PH2 near main Battery CONN :
BAT. thermal protection at 73 degree C
Recovery at 50 degree C



UNCONTROLLED DOCUMENT



Compal Electronics, inc.

SCHMATIC, M/B LA-1331

401207

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE OFFICE OF THE COMPETENCY DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHIN THIS SHEET AND THE INFORMATION CONTAINED MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

